A novel high level ESD FDNSCR with drain side engineering in PMIC application

In order to develop cost-effective System-on-Chip (SoC) solutions, it is important to implement High-Voltage (HV) tolerant devices using standard CMOS technologies for varied applications, such as display and LED drivers, flash memories, automotive applications etc. However, the on-chip ESD protection designs are required to provide higher robustness to prevent chip from ESD damage. Silicon Controlled Rectifiers (SCR) have been widely used, because of their superior area-efficient ESD robustness [1-3]. However, lower failure current It2 has been observed during ESD stress on Field Drift MOSFET Silicon Controlled Rectifier (FDNSCR) devices in 0.18μm BCD epi process. The root cause of early failure is related to low turn-on efficiency of SCR during ESD stress.

[1]  Yan Han,et al.  Study of turn-on characteristics of SCRs for ESD protection with TDR-O and TDR-S TLPs , 2010, 2010 17th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits.

[2]  Ming-Dou Ker,et al.  SCR device with double-triggered technique for on-chip ESD protection in sub-quarter-micron silicided CMOS processes , 2003 .

[3]  E. Rosenbaum,et al.  A physics-based compact model for SCR devices used in ESD protection circuits , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[4]  H. Gieser,et al.  Transient analysis of ESD protection elements by time domain transmission using repetitive pulses , 2006, 2006 Electrical Overstress/Electrostatic Discharge Symposium.

[5]  D.H. Huang,et al.  Investigation of turn-on speeds of electrostatic discharge protection devices using transmission-line pulsing technique , 2008, 2008 2nd IEEE International Nanoelectronics Conference.

[6]  O. Marichal,et al.  Characterizing the transient device behavior of SCRs by means of VFTLP waveform analysis , 2007, 2007 29th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD).

[7]  Yong-Seo Koo,et al.  The design of the novel BiCMOS ESD protection circuit with low trigger voltage and fast turn-on speed , 2009, 2009 International Conference on Microelectronics - ICM.

[8]  Shih-Hung Chen,et al.  Implementation of Initial-On ESD Protection Concept With PMOS-Triggered SCR Devices in Deep-Submicron CMOS Technology , 2007, IEEE Journal of Solid-State Circuits.