Assessing defect coverage of memory testing algorithms

This paper describes the defect coverage evaluation of memory testing algorithms. Realistic CMOS defects were extracted from a 2/spl times/2 SRAM layout using an IFA tool, and circuit simulations were performed to measure the defect coverages of the eleven memory testing algorithms.

[1]  Janusz Rajski,et al.  Fault coverage analysis of RAM test algorithms , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[2]  Frans P. M. Beenker,et al.  A realistic fault model and test algorithms for static random access memories , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Magdy S. Abadir,et al.  Functional Testing of Semiconductor Random Access Memories , 1983, CSUR.

[4]  F. Joel Ferguson,et al.  Carafe: an inductive fault analysis tool for CMOS VLSI circuits , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.

[5]  A. J. van de Goor,et al.  Testing Semiconductor Memories: Theory and Practice , 1998 .

[6]  John Paul Shen,et al.  Inductive Fault Analysis of MOS Integrated Circuits , 1985, IEEE Design & Test of Computers.

[7]  P. K. Veenstra,et al.  Testing of Random Access Memories: Theory and Prac-tice , 1988 .

[8]  Ad J. van de Goor,et al.  Using March Tests to Test SRAMs , 1993, IEEE Des. Test Comput..