Complexity analysis of software defined DVB-T2 physical layer

The second generation terrestrial TV broadcasting standard from the digital video broadcasting (DVB) project, DVB-T2, has recently been standardized. In this article we perform a complexity analysis of our software defined implementation of the modulator/demodulator parts of a DVB-T2 transmitter and receiver. First we describe the various stages of a DVB-T2 modulator and demodulator, as well as how they have been implemented in our system. We then perform an analysis of the computational complexity of each signal processing block. The complexity analysis is performed in order to identify the blocks that are not feasible to run in realtime on a general purpose processor. Furthermore, we discuss implementing these computationally heavy blocks on other architectures, such as GPUs (graphics processing units) and FPGAs (field-programmable gate arrays), that would still allow them to be implemented in software and thus be easily reconfigurable.

[1]  Marco Alexandre Cravo Gomes,et al.  Flexible Parallel Architecture for DVB-S2 LDPC Decoders , 2007, IEEE GLOBECOM 2007 - IEEE Global Telecommunications Conference.

[2]  Eric Blossom,et al.  GNU radio: tools for exploring the radio frequency spectrum , 2004 .

[3]  Niclas Wiberg,et al.  Codes and Decoding on General Graphs , 1996 .

[4]  Marco Luise,et al.  On the Computation/Memory Trade-Off in Software Defined Radios , 2010, 2010 IEEE Global Telecommunications Conference GLOBECOM 2010.

[5]  Ajay Dholakia,et al.  Reduced-complexity decoding of LDPC codes , 2005, IEEE Transactions on Communications.

[6]  Meng Li,et al.  Design of rotated QAM mapper/demapper for the DVB-T2 standard , 2009, 2009 IEEE Workshop on Signal Processing Systems.

[7]  P. Hasse,et al.  A software-based real-time DVB-C2 receiver , 2011, 2011 IEEE International Symposium on Broadband Multimedia Systems and Broadcasting (BMSB).

[8]  M.R. Shikh-Bahaei,et al.  Interference cancellation in W-CDMA cellular structures using statistical processing , 1999, Seamless Interconnection for Universal Services. Global Telecommunications Conference. GLOBECOM'99. (Cat. No.99CH37042).

[9]  Jean-Christophe Prévotet,et al.  Implementation of a reconfigurable Fast Fourier Transform application to digital terrestrial television broadcasting , 2009, 2009 International Conference on Field Programmable Logic and Applications.

[10]  Kiran Kumar Abburi,et al.  A Scalable LDPC Decoder on GPU , 2011, 2011 24th Internatioal Conference on VLSI Design.

[11]  Luca Rose,et al.  On Memory Accelerated Signal Processing within Software Defined Radios , 2010, ArXiv.

[12]  Steven G. Johnson,et al.  The Design and Implementation of FFTW3 , 2005, Proceedings of the IEEE.

[13]  Peter Jung,et al.  A DVB-T2 receiver realization based on a software-defined radio concept , 2010, 2010 4th International Symposium on Communications, Control and Signal Processing (ISCCSP).

[14]  Leonel Sousa,et al.  Massively LDPC Decoding on Multicore Architectures , 2011, IEEE Transactions on Parallel and Distributed Systems.

[15]  Leonel Sousa,et al.  Massive parallel LDPC decoding on GPU , 2008, PPoPP.

[16]  Leonel Sousa,et al.  GPU-based DVB-S2 LDPC decoder with high throughput and fast error floor detection , 2011 .

[17]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[18]  Giacomo Bacci,et al.  SOFT-DVB: A fully-software GNUradio-based ETSI DVB-T modulator , 2008 .

[19]  Leonel Sousa,et al.  How GPUs can outperform ASICs for fast LDPC decoding , 2009, ICS.

[20]  Alberto Morello,et al.  Key technologies for next-generation terrestrial digital television standard DVB-T2 , 2009, IEEE Communications Magazine.