Utilizing macromodels in floating random walk based capacitance extraction
暂无分享,去创建一个
Wenjian Yu | Chao Zhang | Haiquan Wang | Luca Daniel | Bolong Zhang | Chao Zhang | Wenjian Yu | L. Daniel | Bolong Zhang | Haiquan Wang
[1] Weiping Shi,et al. Fast Capacitance Extraction in Multilayer, Conformal and Embedded Dielectric using Hybrid Boundary Element Method , 2007, 2007 44th ACM/IEEE Design Automation Conference.
[2] Xuan Zeng,et al. ParAFEMCap: A Parallel Adaptive Finite-Element Method for 3-D VLSI Interconnect Capacitance Extraction , 2012, IEEE Transactions on Microwave Theory and Techniques.
[3] Rajiv V. Joshi,et al. 3-D-TCAD-Based Parasitic Capacitance Extraction for Emerging Multigate Devices and Circuits , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[4] Qing Wang,et al. Random walk based capacitance extraction for 3D ICs with cylindrical inter-tier-vias , 2014, 2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[5] Wenjian Yu,et al. Enhanced QMM-BEM solver for three-dimensional multiple-dielectric capacitance extraction within the finite domain , 2004, IEEE Transactions on Microwave Theory and Techniques.
[6] ZhangChao,et al. Floating Random Walk-Based Capacitance Extraction for General Non-Manhattan Conductor Structures , 2017 .
[7] Ronald A. Rohrer,et al. Boundary element method macromodels for 2-D hierachical capacitance extraction , 1998, DAC.
[8] Zhi Liu,et al. RWCap: A Floating Random Walk Solver for 3-D Capacitance Extraction of Very-Large-Scale Integration Interconnects , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[9] Wenjian Yu,et al. Improved pre-characterization method for the random walk based capacitance extraction of multi-dielectric VLSI interconnects , 2016 .
[10] Wenjian Yu,et al. Efficient techniques for the capacitance extraction of chip-scale VLSI interconnects using floating random walk algorithm , 2014, 2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC).
[11] Wenjian Yu,et al. Efficient Space Management Techniques for Large-Scale Interconnect Capacitance Extraction With Floating Random Walks , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[12] Wenjian Yu,et al. A parallel random walk solver for the capacitance calculation problem in touchscreen design , 2016, 2016 International Great Lakes Symposium on VLSI (GLSVLSI).
[13] Wenjian Yu,et al. Advanced Field-Solver Techniques for RC Extraction of Integrated Circuits , 2014 .
[14] T El-Moselhy,et al. A Markov Chain Based Hierarchical Algorithm for Fabric-Aware Capacitance Extraction , 2010, IEEE Transactions on Advanced Packaging.
[15] Wenjian Yu,et al. Floating Random Walk-Based Capacitance Extraction for General Non-Manhattan Conductor Structures , 2017, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[16] Wenjian Yu,et al. GPU-friendly floating random walk algorithm for capacitance extraction of VLSI interconnects , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[17] R. B. Iverson,et al. A stochastic algorithm for high speed capacitance extraction in integrated circuits , 1992 .
[18] Wenjian Yu,et al. Hierarchical block boundary-element method (HBBEM): a fast field solver for 3-D capacitance extraction , 2004, IEEE Transactions on Microwave Theory and Techniques.
[19] Wenjian Yu,et al. Enhanced QMM-BEM solver for three-dimensional multiple-dielectric capacitance extraction within the finite domain , 2004 .