Modeling and Analysis of Passive Switching Crossbar Arrays

Emerging technologies have enabled efficient, high-speed realizations of ultra-dense crossbar arrays, driving the need for better insight in the transient operation of such systems. Previous work focused mostly on the effect of line resistance and its impact on steady-state response. In this paper, we develop a compact <inline-formula> <tex-math notation="LaTeX">$RC$ </tex-math></inline-formula> framework that includes the effects of parasitics. We use memristors as an exemplar device where interconnect parasitics (resistance, inductance, capacitance, and conductance) are extracted using ANSYS Q3D extractor for 5- and 50-<inline-formula> <tex-math notation="LaTeX">$nm$ </tex-math></inline-formula> feature sizes. A model for the crossbar is presented, considering the stray and coupling capacitive parasitics of the crossbar. The derived model is based on state-space representation and provides more insight into the behavior of crossbar arrays containing either linear or nonlinear switching devices. The framework provides a closed-form solution to evaluate Elmore delay, as well as the steady-state response of the system. Signal delay is evaluated and compared for both grounded and floating interconnect inputs and verified against HSPICE, showing a perfect match.

[1]  J. Yang,et al.  Anatomy of a Nanoscale Conduction Channel Reveals the Mechanism of a High‐Performance Memristor , 2011, Advanced materials.

[2]  Patrick Lysaght,et al.  Fast Reconfigurable Crossbar Switching in FPGAs , 1996, FPL.

[3]  R Stanley Williams,et al.  Crossbar nanocomputers. , 2005, Scientific American.

[4]  裕幸 飯田,et al.  International Technology Roadmap for Semiconductors 2003の要求清浄度について － シリコンウエハ表面と雰囲気環境に要求される清浄度, 分析方法の現状について － , 2004 .

[5]  Zhiping Yu,et al.  Stacked 3D RRAM Array with Graphene/CNT as Edge Electrodes , 2015, Scientific reports.

[6]  M. Stutzmann,et al.  Applications of High-Capacity Crossbar Memories in Cryptography , 2011, IEEE Transactions on Nanotechnology.

[7]  Pengfei Hou,et al.  A ferroelectric memristor based on the migration of oxygen vacancies , 2016 .

[8]  Cheng-Lin Tsai,et al.  Resistive random access memory enabled by carbon nanotube crossbar electrodes. , 2013, ACS nano.

[9]  An Chen.  Nonlinearity and Asymmetry for Device Selection in Cross-Bar Memory Arrays , 2015, IEEE Transactions on Electron Devices.

[10]  L. Zhang,et al.  A Memristor-Crossbar/CMOS Integrated Network for Pattern Classification and Recognition , 2015 .

[11]  Y. Savaria,et al.  Generic crossbar network on chip for FPGA MPSoCs , 2008, 2008 Joint 6th International IEEE Northeast Workshop on Circuits and Systems and TAISA Conference.

[12]  Khaled N. Salama,et al.  Memristor-based memory: The sneak paths problem and solutions , 2013, Microelectron. J..

[13]  Katsuhiko Ogata,et al.  Modern Control Engineering , 1970 .

[14]  Anne Siemon,et al.  A Complementary Resistive Switch-Based Crossbar Array Adder , 2015, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[15]  Shimeng Yu,et al.  Metal–Oxide RRAM , 2012, Proceedings of the IEEE.

[16]  W. C. Elmore.  The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers , 1948 .

[17]  Sachhidh Kannan,et al.  Sneak-Path Testing of Crossbar-Based Nonvolatile Random Access Memories , 2013, IEEE Transactions on Nanotechnology.

[18]  An Chen,et al.  A Comprehensive Crossbar Array Model With Solutions for Line Resistance and Nonlinear Device Characteristics , 2013, IEEE Transactions on Electron Devices.

[19]  Ahmed M. Eltawil,et al.  Memristor Multiport Readout: A Closed-Form Solution for Sneak Paths , 2014, IEEE Transactions on Nanotechnology.

[20]  Emmanuelle M. Grafals,et al.  Voltage divider effect for the improvement of variability and endurance of TaOx memristor , 2016, Scientific Reports.

[21]  Dmitri Strukov,et al.  Manhattan rule training for memristive crossbar circuit pattern classifiers , 2015, 2015 IEEE 9th International Symposium on Intelligent Signal Processing (WISP) Proceedings.

[22]  P. Vontobel,et al.  Writing to and reading from a nano-scale crossbar memory based on memristors , 2009, Nanotechnology.

[23]  Kyeong-Sik Min,et al.  New Memristor-Based Crossbar Array Architecture with 50-% Area Reduction and 48-% Power Saving for Matrix-Vector Multiplication of Analog Neuromorphic Computing , 2014 .

[24]  M. Rodder,et al.  Lower limits of line resistance in nanocrystalline back end of line Cu interconnects , 2016, 1601.06675.

[25]  R. Williams,et al.  Sub-nanosecond switching of a tantalum oxide memristor , 2011, Nanotechnology.

[26]  Ulrich Rührmair,et al.  Physical unclonable functions based on crossbar arrays for cryptographic applications , 2013, Int. J. Circuit Theory Appl..

[27]  R. Waser,et al.  A Fundamental Analysis of Nano-Crossbars with Non-Linear Switching Materials and its Impact on TiO2 as a Resistive Layer , 2008, 2008 8th IEEE Conference on Nanotechnology.

[28]  Jong-Ho Lee,et al.  Schottky diode with excellent performance for large integration density of crossbar resistive memory , 2012 .

[29]  David Blaauw,et al.  Modeling and analysis of crosstalk noise in coupled RLC interconnects , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[30]  Pritish Narayanan,et al.  Exploring the Design Space for Crossbar Arrays Built With Mixed-Ionic-Electronic-Conduction (MIEC) Access Devices , 2015, IEEE Journal of the Electron Devices Society.

[31]  Lihong Zhang,et al.  New Analytic Model of Coupling and Substrate Capacitance in Nanometer Technologies , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[32]  Byung Joon Choi,et al.  High‐Speed and Low‐Energy Nitride Memristors , 2016 .

[33]  Jacques-Olivier Klein,et al.  Supervised learning with organic memristor devices and prospects for neural crossbar arrays , 2015, Proceedings of the 2015 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH´15).

[34]  Carver Mead,et al.  Signal Delay in General RC Networks , 1984, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[35]  James D. Meindl,et al.  Compact distributed RLC interconnect models. I. Single line transient, time delay, and overshoot expressions , 2000 .

[36]  U. Böttger,et al.  Beyond von Neumann—logic operations in passive crossbar arrays alongside memory operations , 2012, Nanotechnology.

[37]  S. Jo,et al.  3D-stackable crossbar resistive memory based on Field Assisted Superlinear Threshold (FAST) selector , 2014, 2014 IEEE International Electron Devices Meeting.

[38]  Mohammed Affan Zidan,et al.  On the mathematical modeling of memristors , 2010, 2010 International Conference on Microelectronics.

[39]  James D. Meindl,et al.  Compact distributed RLC interconnect models-Part II: Coupled line transient expressions and peak crosstalk in multilevel networks , 2000 .

[40]  L. Chua.  Memristor-The missing circuit element , 1971 .

[41]  Wei Yi,et al.  AC sense technique for memristor crossbar , 2012 .

[42]  Mohammed E. Fouda,et al.  On the Mathematical Modeling of Memristor, Memcapacitor, and Meminductor , 2015 .

[43]  Yiran Chen,et al.  Memristor Crossbar-Based Neuromorphic Computing System: A Case Study , 2014, IEEE Transactions on Neural Networks and Learning Systems.

[44]  Byung Joon Choi,et al.  Engineering nonlinearity into memristors for passive crossbar applications , 2012 .

[45]  Tao Zhang,et al.  Overcoming the challenges of crossbar resistive memory architectures , 2015, 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA).

[46]  R Rosezin,et al.  Crossbar Logic Using Bipolar and Complementary Resistive Switches , 2011, IEEE Electron Device Letters.

[47]  Daniel Josell,et al.  Size-Dependent Resistivity in Nanoscale Interconnects , 2009 .