Superior reliability and reduced Time-Dependent variability in high-mobility SiGe channel pMOSFETs for VLSI logic applications

With a significantly reduced Negative Bias Temperature Instability, SiGe channel pMOSFETs promise to virtually eliminate this reliability issue for ultra-thin EOT devices. The intrinsically superior NBTI robustness is understood in terms of a favorable energy decoupling between the SiGe channel and the gate dielectric defects. Thanks to this effect, a significantly reduced time-dependent variability of nanoscaled devices is also observed. Other reliability mechanisms, such as Channel Hot Carriers, Time-Dependent Dielectric Breakdown and Low-Frequency noise are demonstrated not to be showstoppers. Finally the performance improvement promised by the SiGe technology is discussed from the perspective of VLSI logic circuits.

[1]  G. Groeseneken,et al.  From mean values to distributions of BTI lifetime of deeply scaled FETs through atomistic understanding of the degradation , 2011, 2011 Symposium on VLSI Technology - Digest of Technical Papers.

[2]  Jerome Mitard,et al.  On the impact of the Si passivation layer thickness on the NBTI of nanoscaled Si0.45Ge0.55 pMOSFETs , 2011 .

[3]  T. Ando,et al.  Understanding mobility mechanisms in extremely scaled HfO2 (EOT 0.42 nm) using remote interfacial layer scavenging technique and Vt-tuning dipoles with gate-first process , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[4]  Jerome Mitard,et al.  Improvement in NBTI reliability of Si-passivated Ge/high-k/metal-gate pFETs , 2009 .

[5]  B. Kaczer,et al.  Improvements of NBTI reliability in SiGe p-FETs , 2010, 2010 IEEE International Reliability Physics Symposium.

[6]  Jerome Mitard,et al.  Impact of halo implant on the hot carrier reliability of germanium p-channel metal-oxide-semiconductor field-effect transitors , 2011 .

[7]  K. Takeuchi,et al.  Statistical characterization of trap position, energy, amplitude and time constants by RTN measurement of multiple individual traps , 2010, 2010 International Electron Devices Meeting.

[8]  E. Cartier,et al.  Fundamental aspects of HfO2-based high-k metal gate stack reliability and implications on tinv-scaling , 2011, 2011 International Electron Devices Meeting.

[9]  V. Huard,et al.  NBTI degradation: From transistor to SRAM arrays , 2008, 2008 IEEE International Reliability Physics Symposium.

[10]  On the recoverable and permanent components of Hot Carrier and NBTI in Si pMOSFETs and their implications in Si0.45Ge0.55 pMOSFETs , 2011, 2011 International Reliability Physics Symposium.

[11]  A. Toriumi,et al.  Influence of Nitrogen on Negative Bias Temperature Instability in Ultrathin SiON , 2008, IEEE Transactions on Device and Materials Reliability.

[12]  Andrew R. Brown,et al.  RTS amplitudes in decananometer MOSFETs: 3-D simulation study , 2003 .

[13]  A. Mercha,et al.  High-mobility 0.85nm-EOT Si0.45Ge0.55-pFETs: Delivering high performance at scaled VDD , 2010, 2010 International Electron Devices Meeting.

[14]  R. Degraeve,et al.  6Å EOT Si0.45Ge0.55 pMOSFET with optimized reliability (VDD=1V): Meeting the NBTI lifetime target at ultra-thin EOT , 2010, 2010 International Electron Devices Meeting.

[15]  S. Narasimha,et al.  A manufacturable dual channel (Si and SiGe) high-k metal gate CMOS technology with multiple oxides for high performance and low power applications , 2011, 2011 International Electron Devices Meeting.

[16]  M. Nelhiebel,et al.  The Paradigm Shift in Understanding the Bias Temperature Instability: From Reaction–Diffusion to Switching Oxide Traps , 2011, IEEE Transactions on Electron Devices.

[17]  Guido Groeseneken,et al.  Methodologies for sub-1nm EOT TDDB evaluation , 2011, 2011 International Reliability Physics Symposium.

[18]  Massimo Alioto,et al.  Buried Silicon-Germanium pMOSFETs: Experimental Analysis in VLSI Logic Circuits Under Aggressive Voltage Scaling , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[19]  B. Parvais,et al.  Ultra low-EOT (5 Å) gate-first and gate-last high performance CMOS achieved by gate-electrode optimization , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[20]  A. Hikavyy,et al.  Superior NBTI reliability of SiGe channel pMOSFETs: Replacement gate, FinFETs, and impact of Body Bias , 2011, 2011 International Electron Devices Meeting.