Decomposition, validation and documentation of control process specification in form of a Petri net

The article focuses on some aspects regarding logic controller design. Control process is formally specified using interpreted Petri nets. It is then formally verified against behavioral properties using model checking technique and temporal logic. Formal specification can also be documented as UML activity diagram. One can then benefit from advantages of both specification techniques - Petri nets with a wide range of mathematical support and user-friendly UML activity diagrams. An interpreted Petri net can also be decomposed into state machine components (SMCs), each of them to be implemented in a separate module of FPGA device.

[1]  Thomas Kropf,et al.  Introduction to Formal Hardware Verification , 1999, Springer Berlin Heidelberg.

[2]  Manuel Castro,et al.  A Method Based on Petri Nets and a Matrix Model to Implement Reconfigurable Logic Controllers , 2010, IEEE Transactions on Industrial Electronics.

[3]  Edmund M. Clarke,et al.  Model Checking , 1999, Handbook of Automated Reasoning.

[4]  Michael Huth.  Logic In Computer Science , 1999 .

[5]  Tadao Murata,et al.  Petri nets: Properties, analysis and applications , 1989, Proc. IEEE.

[6]  Marian Adamski,et al.  Application of an Exact Transversal Hypergraph in Selection of SM-Components , 2013, DoCEIS.

[7]  Andrei Kovalyov.  Concurrency Relations and the Safety Problem for Petri Nets , 1992, Application and Theory of Petri Nets.

[8]  Luís Gomes,et al.  Modeling Formalisms for Embedded System Design , 2005, Embedded Systems Handbook.

[9]  Rüdiger Valk,et al.  Petri nets for systems engineering - a guide to modeling, verification, and applications , 2010 .

[10]  Luis Gomes,et al.  Structuring Mechanisms in Petri Net Models , 2005 .

[11]  Rüdiger Valk,et al.  Petri Nets for Systems Engineering , 2003, Springer Berlin Heidelberg.

[12]  Mark Ryan,et al.  Logic in Computer Science: Modelling and Reasoning about Systems , 2000 .

[13]  Andrei Karatkevich,et al.  Dynamic analysis of Petri net-based discrete systems , 2007 .

[14]  Arkadiusz Bukowiec,et al.  Petri Net Dynamic Partial Reconfiguration in FPGA , 2013, EUROCAST.

[15]  Josep Carmona,et al.  State encoding of large asynchronous controllers , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[16]  M. Wiśniewska,et al.  Application of hypergraphs in decomposition of discrete systems , 2012 .

[17]  Claude Berge,et al.  Hypergraphs - combinatorics of finite sets , 1989, North-Holland mathematical library.

[18]  Hassane Alla,et al.  Discrete, continuous, and hybrid Petri Nets , 2004 .

[19]  E. Allen Emerson,et al.  The Beginning of Model Checking: A Personal Perspective , 2008, 25 Years of Model Checking.

[20]  Manuel Silva Suárez,et al.  Top-down synthesis of live and bounded free choice nets , 1990, Applications and Theory of Petri Nets.

[21]  Marian Adamski,et al.  Hardware behavioural modelling, verification and synthesis with UML 2.x activity diagrams , 2012, PDeS.

[22]  Thomas Eiter,et al.  Exact Transversal Hypergraphs and Application to Boolean µ-Functions , 1994, J. Symb. Comput..

[23]  Alberto Sangiovanni-Vincentelli,et al.  Logic synthesis for vlsi design , 1989 .

[24]  Iwona Grobelna,et al.  Formal verification of embedded logic controller specification with computer deduction in temporal logic , 2011 .

[25]  Manuel Silva,et al.  A Simple and Fast Algorithm to Obtain All Invariants of a Generalized Petri Net , 1980, Selected Papers from the First and the Second European Workshop on Application and Theory of Petri Nets.

[26]  L. Titarenko,et al.  Optimization Of Control Memory Size Of Control Unit With Codes Sharing , 2006, Proceedings of the International Conference Mixed Design of Integrated Circuits and System, 2006. MIXDES 2006..