A 934MHz 9Gb/s 3.2pJ/b/iteration charge-recovery LDPC decoder with in-package inductors

A 576-bit LDPC decoder is designed using a charge-recovery logic family and in-package inductors. The decoder testchip is fabricated in a 65nm CMOS flip-chip process. Unlike all previously published high-performance charge-recovery chips, which use on-chip inductors to recover charge from parasitic capacitance, this charge-recovery design uses in-package inductors, avoiding the area overheads of on-chip inductors and achieving higher quality factors. Specifically, charge recovery is performed using 16 high-quality inductors that have been embedded in a custom-designed 6-layer FC-BGA package, significantly improving the area efficiency and energy consumption of the design compared to alternative implementations with on-chip inductors. When operating at 934MHz, the decoder consumes 3.2pJ/b/iteration to deliver a throughput of 9Gb/s at 10 decoding iterations.

[1]  Marios C. Papaefthymiou,et al.  187 MHz Subthreshold-Supply Charge-Recovery FIR , 2010, IEEE Journal of Solid-State Circuits.

[2]  Philippe Flatresse,et al.  27.7 A scalable 1.5-to-6Gb/s 6.2-to-38.1mW LDPC decoder for 60GHz wireless networks in 28nm UTBB FDSOI , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[3]  Visvesh S. Sathe,et al.  A charge-recovery 600MHz FIR filter with 1.5-cycle latency overhead , 2009, 2009 Proceedings of ESSCIRC.

[4]  David Blaauw,et al.  A 1.6-mm2 38-mW 1.5-Gb/s LDPC decoder enabled by refresh-free embedded DRAM , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[5]  N. Tzartzanis,et al.  A resonant signal driver for two-phase, almost-non-overlapping clocks , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[6]  V.S. Sathe,et al.  Energy-Efficient GHz-Class Charge-Recovery Logic , 2007, IEEE Journal of Solid-State Circuits.

[7]  Shyh-Jye Jou,et al.  A 5.79-Gb/s Energy-Efficient Multirate LDPC Codec Chip for IEEE 802.15.3c Applications , 2012, IEEE Journal of Solid-State Circuits.

[8]  Marios C. Papaefthymiou,et al.  Resonant-Clock Design for a Power-Efficient, High-Volume x86-64 Microprocessor , 2013, IEEE Journal of Solid-State Circuits.

[9]  Marios C. Papaefthymiou,et al.  27.6 An 821MHz 7.9Gb/s 7.3pJ/b/iteration charge-recovery LDPC decoder , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).