SHA-Less Pipelined ADC With In Situ Background Clock-Skew Calibration

A 10-b, 100-MS/s pipelined analog-to-digital converter (ADC) without dedicated front-end sample-and-hold amplifier (SHA) converts from dc to the 12th Nyquist band with in situ, mostly digital background calibration for the clock skew in the 3.5-b front-end stage. The skew information is extracted from the first-stage residue output with two comparators sensing out-of-range errors; a gradient-descent algorithm is used to adaptively adjust the timing of the front-end sub-ADC to synchronize with that of the sample-and-hold (S/H) in the multiplying digital-to-analog converter (MDAC). The prototype ADC, implemented in a 90-nm CMOS process, digitizes inputs up to 610 MHz without skew errors in experiments; in contrast, the same ADC fails at 130 MHz with calibration disabled (with the default sub-ADC sample point set at the midpoint of the delay range). The prototype with calibration circuits fully integrated on chip consumes 12.2 mW and occupies 0.26-mm2 silicon area, while the calibration circuits dissipate 0.9 mW and occupy 0.01 mm2. A 71-dB spurious-free dynamic range (SFDR) and a 55-dB signal-to-noise and distortion ratio (SNDR) were measured with a 20-MHz sine-wave input, and a larger than 55-dB SFDR was measured in the 10th Nyquist band.

[1]  S. Devarajan,et al.  A 16-bit, 125 MS/s, 385 mW, 78.7 dB SNR CMOS Pipeline ADC , 2009, IEEE Journal of Solid-State Circuits.

[2]  J. Kornblum,et al.  A 14-bit 125 MS/s IF/RF Sampling Pipelined ADC With 100 dB SFDR and 50 fs Jitter , 2006, IEEE Journal of Solid-State Circuits.

[3]  Stephen H. Lewis,et al.  A 10-b 20-Msample/s analog-to-digital converter , 1992 .

[4]  L. Singer,et al.  A 3 V 340 mW 14 b 75 MSPS CMOS ADC with 85 dB SFDR at Nyquist , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[5]  Dong-Young Chang.  Design techniques for a pipelined ADC without using a front-end sample-and-hold amplifier , 2004, IEEE Trans. Circuits Syst. I Regul. Pap..

[6]  I. Galton,et al.  A digitally enhanced 1.8-V 15-bit 40-MSample/s CMOS pipelined ADC , 2004, IEEE Journal of Solid-State Circuits.

[7]  A.P. Chandrakasan,et al.  A Highly Integrated CMOS Analog Baseband Transceiver With 180 MSPS 13-bit Pipelined CMOS ADC and Dual 12-bit DACs , 2006, IEEE Journal of Solid-State Circuits.

[8]  L. Singer,et al.  A 14-bit 10-MHz calibration-free CMOS pipelined A/D converter , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[9]  Ulrik Wismar.  Low-Power, Low-Voltage Analog to Digital ΣΔ , 2007 .

[10]  Lei Xie,et al.  A 1.8-V 22-mW 10-bit 30-MS/s Pipelined CMOS ADC for Low-Power Subsampling Applications , 2008, IEEE Journal of Solid-State Circuits.

[11]  Gin-Kou Ma,et al.  SHA-less pipelined ADC converting 10th Nyquist band with in-situ clock-skew calibration , 2010, IEEE Custom Integrated Circuits Conference 2010.

[12]  Paul Wilkins,et al.  A 16b 125MS/s 385mW 78.7dB SNR CMOS pipeline ADC , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[13]  Yun Chiu,et al.  A Gradient-Based Algorithm for Sampling Clock Skew Calibration of SHA-less Pipeline ADCs , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[14]  I. Mehr,et al.  A 55-mW, 10-bit, 40-Msample/s Nyquist-rate CMOS ADC , 1999, IEEE Journal of Solid-State Circuits.

[15]  Y. Chiu.  High-Performance Pipeline A/D Converter Design in Deep-Submicron CMOS , 2004 .

[16]  M. Timko,et al.  A 12 b 65 MSample/s CMOS ADC with 82 dB SFDR at 120 MHz , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).