A 50–64 Gb/s Serializing Transmitter With a 4-Tap, LC-Ladder-Filter-Based FFE in 65 nm CMOS Technology

This paper presents a complete 50-64 Gb/s serializing transmitter including a 4-tap equalizer. An LC-based FFE structure is proposed. The FFE improves the bandwidth of the delay line and the output combiner by applying the design methodology of LC-ladder filters. Proper arrangement of the output combiner reduces the required number of inductors and hence reduces the area. In addition, a novel 4:1 multiplexer (MUX) is used as the final stage of the serializer to reduce power. Designed and fabricated in 65 nm CMOS technology, the transmitter achieves a maximum data rate of 64.5 Gb/s with an energy efficiency of 3.1 pJ/bit.

[1]  Thomas Toifl,et al.  A T-Coil-Enhanced 8.5 Gb/s High-Swing SST Transmitter in 65 nm Bulk CMOS With $≪ -$16 dB Return Loss Over 10 GHz Bandwidth , 2008, IEEE Journal of Solid-State Circuits.

[2]  Wei Zhang,et al.  A Dual-Channel 23-Gbps CMOS Transmitter/Receiver Chipset for 40-Gbps RZ-DQPSK and CS-RZ-DQPSK Optical Transmission , 2012, IEEE Journal of Solid-State Circuits.

[3]  Chih-Kong Ken Yang,et al.  A 32-to-48Gb/s serializing transmitter using multiphase sampling in 65nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[4]  Chih-Kong Ken Yang,et al.  Phase correction of a resonant clocking system using resonant interpolators , 2008, 2008 IEEE Symposium on VLSI Circuits.

[5]  Vladimir Stojanovic,et al.  Model Predictive Control Equalization for High-Speed I/O Links , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  V. Condito,et al.  40-43-Gb/s OC-768 16: 1 MUX/CMU chipset with SFI-5 compliance , 2003, IEEE J. Solid State Circuits.

[7]  Jri Lee,et al.  A 2$\,\times\,$ 25-Gb/s Receiver With 2:5 DMUX for 100-Gb/s Ethernet , 2010, IEEE Journal of Solid-State Circuits.

[8]  A.C. Carusone,et al.  A CMOS finite impulse response filter with a crossover traveling wave topology for equalization up to 30 Gb/s , 2006, IEEE Journal of Solid-State Circuits.

[9]  Kaustav Banerjee,et al.  Analysis and design of distributed ESD protection circuits for high-speed mixed-signal and RF ICs , 2002 .

[10]  M. Horowitz,et al.  - A 0 . 8pm CMOS 2 . 5 Gb / s Oversampling Receiver and Transmitter for Serial Links , 1999 .

[11]  Thomas Toifl,et al.  A 28-Gb/s 4-Tap FFE/15-Tap DFE Serial Link Transceiver in 32-nm SOI CMOS Technology , 2012, IEEE Journal of Solid-State Circuits.

[12]  Chih-Kong Ken Yang,et al.  A 0.8-/spl mu/m CMOS 2.5 Gb/s oversampling receiver and transmitter for serial links , 1996 .

[13]  Yue Lu,et al.  Design Techniques for a 66 Gb/s 46 mW 3-Tap Decision Feedback Equalizer in 65 nm CMOS , 2013, IEEE Journal of Solid-State Circuits.

[14]  N. Tzartzanis,et al.  A Single-40 Gb/s Dual-20 Gb/s Serializer IC With SFI-5.2 Interface in 65 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[15]  Fred J. Taylor,et al.  Electronic filter design handbook , 1981 .

[16]  Masum Hossain,et al.  A 40-Gb/s serial link transceiver in 28-nm CMOS technology , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[17]  Jun Cao,et al.  A sub-2W 39.8-to-44.6Gb/s transmitter and receiver chipset with SFI-5.2 interface in 40nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[18]  Ali Hajimiri,et al.  Integrated transversal equalizers in high-speed fiber-optic systems , 2003, IEEE J. Solid State Circuits.

[19]  Hussein Baher,et al.  Design of Analog Filters , 2012 .

[20]  Thomas Toifl,et al.  A 28Gb/s 4-tap FFE/15-tap DFE serial link transceiver in 32nm SOI CMOS technology , 2012, 2012 IEEE International Solid-State Circuits Conference.

[21]  R. Senthinathan,et al.  A 20-Gb/s 0.13-/spl mu/m CMOS serial link transmitter using an LC-PLL to directly drive the output multiplexer , 2005, IEEE Journal of Solid-State Circuits.

[22]  Jun Cao,et al.  A Sub-2 W 39.8–44.6 Gb/s Transmitter and Receiver Chipset With SFI-5.2 Interface in 40 nm CMOS , 2013, IEEE Journal of Solid-State Circuits.

[23]  Y. Amamiya,et al.  A 40 Gb/s Multi-Data-Rate CMOS Transmitter and Receiver Chipset With SFI-5 Interface for Optical Transmission Systems , 2009, IEEE Journal of Solid-State Circuits.

[24]  Jung-Hoon Chun,et al.  ESD Design Strategies for High-Speed Digital and RF Circuits in Deeply Scaled Silicon Technologies , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[25]  Shreyas Sen,et al.  A 4–32 Gb/s Bidirectional Link With 3-Tap FFE/6-Tap DFE and Collaborative CDR in 22 nm CMOS , 2014, IEEE Journal of Solid-State Circuits.

[26]  Deog-Kyoon Jeong,et al.  A Fully Integrated 0.13- $\mu$m CMOS 40-Gb/s Serial Link Transceiver , 2009, IEEE Journal of Solid-State Circuits.

[27]  A.C. Carusone,et al.  A 3-Tap FIR Filter With Cascaded Distributed Tap Amplifiers for Equalization Up to 40 Gb/s in 0.18-$mu$m CMOS , 2006, IEEE Journal of Solid-State Circuits.

[28]  Yoshiyasu Doi,et al.  A 3 Watt 39.8–44.6 Gb/s Dual-Mode SFI5.2 SerDes Chip Set in 65 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[29]  Chih-Kong Ken Yang,et al.  A low-power highly multiplexed parallel PRBS generator , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.

[30]  Jri Lee,et al.  A 21-Gb/s 87-mW Transceiver With FFE/DFE/Analog Equalizer in 65-nm CMOS Technology , 2010, IEEE Journal of Solid-State Circuits.

[31]  Michael M. Green,et al.  An 80 mW 40 Gb/s 7-Tap T/2-Spaced Feed-Forward Equalizer in 65 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[32]  Jri Lee,et al.  2.3 60Gb/s NRZ and PAM4 transmitters for 400GbE in 65nm CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[33]  Jri Lee,et al.  A Fully-Integrated 40-Gb/s Transceiver in 65-nm CMOS Technology , 2012, IEEE Journal of Solid-State Circuits.

[34]  Masum Hossain,et al.  A 40 Gb/s Serial Link Transceiver in 28 nm CMOS Technology , 2015, IEEE Journal of Solid-State Circuits.

[35]  Heng Zhang,et al.  A 780 mW 4 $\times$ 28 Gb/s Transceiver for 100 GbE Gearbox PHY in 40 nm CMOS , 2014, IEEE Journal of Solid-State Circuits.

[36]  Chih-Kong Ken Yang,et al.  A multi-phase multi-frequency clock generator using superharmonic injection locked multipath ring oscillators as frequency dividers , 2012, 2012 IEEE Asian Solid State Circuits Conference (A-SSCC).

[37]  Vishnu Balan,et al.  26.1 A 130mW 20Gb/s half-duplex serial link in 28nm CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).