论文信息 - A study of an over-sampling burst-mode CDR with gated VCO for 10Gbps PON systems

A study of an over-sampling burst-mode CDR with gated VCO for 10Gbps PON systems

We present a hybrid burst-mode CDR employing high-speed samplers and a Gated VCO for 10 Gbps PON. With a G-VCO supported half-rate sampling technique, a large tolerance to the pulse distortion over 0.64 UI was successfully shown.

A. Takahashi | N. Suzuki | H. Tagami | S. Kozaki | M. Ishikawa

[1] T. J. Gabara,et al. 150/30 Mb/s CMOS non-oversampled clock and data recovery circuits with instantaneous locking and jitter rejection , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[2] K. Motoshima,et al. A Burst-Mode Bit-Synchronization IC With Large Tolerance for Pulse-Width Distortion for Gigabit Ethernet PON , 2006, IEEE Journal of Solid-State Circuits.

[3] Jun Terada,et al. A 10.3125-Gbit/s SiGe BiCMOS Burst-Mode 3R Receiver for 10G-EPON Systems , 2007, OFC 2007.