Concurrent error detection using monitoring machines

In circuits implementing system level functions, the correctness of the overall operation is critically dependent on the correctness of the control part. Therefore, concurrent error detection techniques for controllers implemented in integrated circuits have previously received wide attention. This paper presents a new technique for concurrent error detection in finite state machine (FSM) controllers. It is based on the use of monitoring machines. In a monitored FSM controller, an auxiliary monitoring machine operates in lock-step with the main FSM, such that any fault in either of the two machines is immediately detected. It is shown how the monitoring machine provides a uniform mechanism for the detection of stuck-at faults as well as delay faults. Besides being less costly than the main machine, it is also not identical to it. These features yield designs which compare very favourably with previous implementations. Not only is the fault coverage higher, also the hardware cost of the monitored sequential circuit is significantly lower.

[1]  Parimal Pal Chaudhuri,et al.  Vector Space Theoretic Analysis of Additive Cellular Automata and Its Application for Pseudoexhaustive Test Pattern Generation , 1993, IEEE Trans. Computers.

[2]  Rubin A. Parekhji,et al.  State Assignment for Optimal Design of Monitored Self-Checking Sequential Circuits , 1993, The Sixth International Conference on VLSI Design.

[3]  Parimal Pal Chaudhuri,et al.  A class of two-dimensional cellular automata and their applications in random pattern testing , 1994, J. Electron. Test..

[4]  Edward J. McCluskey,et al.  Concurrent Error Detection Using Watchdog Processors - A Survey , 1988, IEEE Trans. Computers.

[5]  Régis Leveugle,et al.  Optimized Synthesis of Concurrently Checked Controllers , 1990, IEEE Trans. Computers.

[6]  Parimal Pal Chaudhuri,et al.  Combined Synthesis of Easily Testable Datapath and Control Designs , 1992, The Fifth International Conference on VLSI Design.

[7]  John F. Meyer,et al.  On-Line Diagnosis of Unrestricted Faults , 1975, IEEE Transactions on Computers.

[8]  John F. Wakerly,et al.  Error detecting codes, self-checking circuits and applications , 1978 .

[9]  Vishwani D. Agrawal,et al.  An efficient automatic test generation system for path delay faults in combinational circuits , 1995, Proceedings of the 8th International Conference on VLSI Design.

[10]  G. Venkatesh,et al.  Fault coverage analysis in monitored sequential circuits , 1994, Proceedings of IEEE 3rd Asian Test Symposium (ATS).

[11]  G. Venkatesh,et al.  Design of monitored self-checking sequential circuits for enhanced fault models , 1993, Proceedings of 1993 IEEE 2nd Asian Test Symposium (ATS).

[12]  Vishwani D. Agrawal,et al.  Multiple fault detection in two-level multi-output circuits , 1992, J. Electron. Test..

[13]  G. Venkatesh,et al.  A methodology for the design of SFS/SCD circuits for a class of unordered codes , 1991, J. Electron. Test..

[14]  R. A. Parekhji,et al.  A new methodology for the design of low-cost fail safe circuits and networks , 1995, Proceedings of the 8th International Conference on VLSI Design.

[15]  John Paul Shen,et al.  Direct methods for synthesis of self-monitoring state machines , 1992, [1992] Digest of Papers. FTCS-22: The Twenty-Second International Symposium on Fault-Tolerant Computing.

[16]  Larry L. Kinney,et al.  Concurrent Fault Detection in Microprogrammed Control Units , 1985, IEEE Transactions on Computers.

[17]  Rubin A. Parekhji,et al.  A Methodology for Designing Optimal Self-Checking Sequential Circuits , 1991, 1991, Proceedings. International Test Conference.

[18]  Vishwani D. Agrawal,et al.  Finite state machine testing based on growth and disappearance faults , 1992, [1992] Digest of Papers. FTCS-22: The Twenty-Second International Symposium on Fault-Tolerant Computing.