论文信息 - A 10 b 20-Msample/s 28 mW CMOS ADC in ASIC process

A 10 b 20-Msample/s 28 mW CMOS ADC in ASIC process

We have developed a 20 Msample/s 10 b CMOS ADC with a 2.4 V power supply, in 0.35 /spl mu/m 1-poly 2-Metal ASIC process without a special analog process, which is suitable for embedding in ASICs because of the small area (4.84 mm/sup 2/) and small power consumption. To realize this ADC we have developed a 2-step interstage amplifying pipeline system and new circuit technologies for residue amplifiers. The prototype chip was fabricated and was measured. It shows good linearity of less than /spl plusmn/1 LSB and 28 mW power consumption with 2.4 V at 20 MHz sampling.

A. Wada | K. Tani | Y. Matsushita | Y. Harada

[1] Kwang Young Kim,et al. A 10-b, 100-MS/s CMOS A/D converter , 1997 .

[2] L. R. Carley,et al. An 85 mW, 10 b, 40 Msample/s CMOS parallel-pipelined ADC , 1995 .

[3] Kunihiko Usui,et al. A 95 mW, 10 b 15 MHz low-power CMOS ADC using analog double-sampled pipelining scheme , 1992, 1992 Symposium on VLSI Circuits Digest of Technical Papers.

[4] Stephen H. Lewis,et al. A 250-mW, 8-b, 52-Msamples/s parallel-pipelined A/D converter with reduced number of amplifiers , 1997, IEEE J. Solid State Circuits.

[5] Atsushi Wada,et al. Top-Down Design Methodology of Mixed Signal with Analog-HDL (Special Section of Selected Papers from the 9th Karuizawa Workshop on Circuits and Systems) , 1997 .

[6] Stephen H. Lewis,et al. A 10-b 20-Msample/s analog-to-digital converter , 1992 .