Three dimensional memristor-based neuromorphic computing system and its application to cloud robotics

Abstract Neuromorphic computing based on three-dimensional inetgraed circuits (3D-NCs) offers a novel hardware implementation of neuromorphic computing, and provides high device density, massively parallel signal processing capability, low power consumption, and direct analog signal processing capability. In this paper, by replacing conventional CPUs based on Von Neumann architecture with 3D-NCs, a novel neuromorphic computing based cloud robotics (NC-robotics) system is proposed, which is constructed by 1) cloud server center using 3D-NCs as computing units, 2) neuromorphic robotics based on neural network control technology. Besides the benefits of normal Cloud Robotics platform, this NC- Robotics system has more advantages on massive parallel-computing, analog signals processing, and lower power consumption. In order to implement this NC––Robotics system, a novel 3D-NCs architecture combining vertical RRAM structure is investigated and its concise equivalent circuit model is created, evaluated, and analyzed through SPICE simulations.

[1]  Eugene M. Izhikevich,et al.  Simple model of spiking neurons , 2003, IEEE Trans. Neural Networks.

[2]  Yasuhiro Fukuoka,et al.  Adaptive dynamic walking of a quadruped robot using a neural system model , 2001, Adv. Robotics.

[3]  Erico Guizzo,et al.  Robotics Trends for 2012 [The Future Is Robots] , 2012, IEEE Robotics Autom. Mag..

[4]  A. Hodgkin,et al.  Action Potentials Recorded from Inside a Nerve Fibre , 1939, Nature.

[5]  Zhen Zhou,et al.  Design challenges and methodologies in 3D integration for neuromorphic computing systems , 2016, 2016 17th International Symposium on Quality Electronic Design (ISQED).

[6]  Alois Knoll,et al.  Neuromorphic implementations of neurobiological learning algorithms for spiking neural networks , 2015, Neural Networks.

[7]  Lingjia Liu,et al.  An Analytical Through Silicon Via (TSV) Surface Roughness Model Applied to a Millimeter Wave 3-D IC , 2015, IEEE Transactions on Electromagnetic Compatibility.

[8]  Doo Seok Jeong,et al.  A Review of Three‐Dimensional Resistive Switching Cross‐Bar Array Memories from the Integration and Materials Property Points of View , 2014 .

[9]  Jim D. Garside,et al.  SpiNNaker: A 1-W 18-Core System-on-Chip for Massively-Parallel Neural Network Simulation , 2013, IEEE Journal of Solid-State Circuits.

[10]  Cong Xu,et al.  Modeling and design analysis of 3D vertical resistive memory — A low cost cross-point architecture , 2014, 2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC).

[11]  F. Wörgötter,et al.  Self-organized adaptation of a simple neural circuit enables complex robot behaviour , 2010, ArXiv.

[12]  Shimeng Yu,et al.  3D vertical RRAM - Scaling limit analysis and demonstration of 3D array operation , 2013, 2013 Symposium on VLSI Technology.

[13]  Rodrigo Alvarez-Icaza,et al.  Neurogrid: A Mixed-Analog-Digital Multichip System for Large-Scale Neural Simulations , 2014, Proceedings of the IEEE.

[14]  S. Jo,et al.  3D-stackable crossbar resistive memory based on Field Assisted Superlinear Threshold (FAST) selector , 2014, 2014 IEEE International Electron Devices Meeting.

[15]  Yue Bai,et al.  Study of Multi-level Characteristics for 3D Vertical Resistive Switching Memory , 2014, Scientific reports.

[16]  Carver A. Mead,et al.  Neuromorphic electronic systems , 1990, Proc. IEEE.

[17]  Jim D. Garside,et al.  Overview of the SpiNNaker System Architecture , 2013, IEEE Transactions on Computers.

[18]  D. Pozar.  Microwave Engineering , 1990 .

[19]  Luigi Fortuna,et al.  Learning Anticipation via Spiking Networks: Application to Navigation Control , 2009, IEEE Transactions on Neural Networks.

[20]  Yaping Zhou,et al.  Differential Through-Silicon-Vias modeling and design optimization to benefit 3D IC performance , 2013, 2013 IEEE 22nd Conference on Electrical Performance of Electronic Packaging and Systems.

[21]  L. F Abbott,et al.  Lapicque’s introduction of the integrate-and-fire model neuron (1907) , 1999, Brain Research Bulletin.

[22]  Johannes Schemmel,et al.  A wafer-scale neuromorphic hardware system for large-scale neural modeling , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[23]  Fabien Clermidy,et al.  Advanced technologies for brain-inspired computing , 2014, 2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC).