Speed optimization for tasks with two resources
暂无分享,去创建一个
Lothar Thiele | Marco Caccamo | Daniel Cullina | Alessandra Melani | Renato Mancuso | L. Thiele | R. Mancuso | M. Caccamo | Daniel Cullina | Alessandra Melani
[1] Rodolfo Pellizzoni,et al. Memory efficient global scheduling of real-time tasks , 2015, 21st IEEE Real-Time and Embedded Technology and Applications Symposium.
[2] Marco Caccamo,et al. A Predictable Execution Model for COTS-Based Embedded Systems , 2011, 2011 17th IEEE Real-Time and Embedded Technology and Applications Symposium.
[3] Rodolfo Pellizzoni,et al. A Dynamic Scratchpad Memory Unit for Predictable Real-Time Embedded Systems , 2013, 2013 25th Euromicro Conference on Real-Time Systems.
[4] Giorgio C. Buttazzo,et al. Memory-processor co-scheduling in fixed priority systems , 2015, RTNS.
[5] Lothar Thiele,et al. Resource Speed Optimization for Two-Stage Flow-Shop Scheduling , 2015 .
[6] Marco Caccamo,et al. Memory-centric scheduling for multicore hard real-time systems , 2012, Real-Time Systems.
[7] Gerhard J. Woeginger,et al. A polynomial time approximation scheme for the two-stage multiprocessor flow shop problem , 2000, Theor. Comput. Sci..
[8] Bo Chen. Analysis of Classes of Heuristics for Scheduling a Two-Stage Flow Shop with Parallel Machines at One Stage , 1995 .
[9] Ravi Sethi,et al. The Complexity of Flowshop and Jobshop Scheduling , 1976, Math. Oper. Res..
[10] Heonshik Shin,et al. Scratchpad memory management in a multitasking environment , 2008, EMSOFT '08.
[11] Jan Karel Lenstra,et al. PREEMPTIVE SCHEDULING IN A TWO-STAGE MULTIPROCESSOR FLOW SHOP IS NP-HARD , 1996 .
[12] S. M. Johnson,et al. Optimal two- and three-stage production schedules with setup times included , 1954 .
[13] Rodolfo Pellizzoni,et al. Hiding memory latency using fixed priority scheduling , 2014, 2014 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS).