BDD-Based Topology Optimization for Low-Power DTIG FinFET Circuits

This paper proposed a logic synthesis method based on binary decision diagram (BDD) representation. The proposed method is optimized for dual-threshold independent-gate (DTIG) FinFET circuits. The algorithm of the BDD-based topology optimization is stated in detail. Some kinds of feature subgraph structures of a BDD are extracted by the extraction algorithm and then fed to mapping algorithm to get a final optimized circuit based on predefined DTIG FinFET logic gates. Some MCNC benchmark circuits are tested under the proposed synthesis method by comparing with ABC, DC tools. The simulations show that the proposed synthesis method can obtain performance improvement for DTIG FinFET circuits.

[1]  Jianping Hu,et al.  A topology optimization method for low-power logic circuits with dual-threshold independent-gate FinFETs , 2017, 2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS).

[2]  Beate Bollig,et al.  Improving the Variable Ordering of OBDDs Is NP-Complete , 1996, IEEE Trans. Computers.

[3]  Jan M. Rabaey,et al.  Digital Integrated Circuits , 2003 .

[4]  Ali M. Niknejad,et al.  BSIM—SPICE Models Enable FinFET and UTB IC Designs , 2013, IEEE Access.

[5]  Anamaria Martins Moreira,et al.  Advances in BDD reduction using Parallel Genetic Algorithms , 2001 .

[6]  Ali Assi,et al.  An efficient estimation of the ROBDD's complexity , 2006, Integr..

[7]  Shuzo Yajima,et al.  The Complexity of the Optimal Variable Ordering Problems of Shared Binary Decision Diagrams , 1993, ISAAC.

[8]  Christel Baier,et al.  Genetic Algorithms for the Variable Ordering Problem of Binary Decision Diagrams , 2005, FOGA.

[9]  Volkan Kursun,et al.  Multi-Threshold Voltage FinFET Sequential Circuits , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Jianping Hu,et al.  Comprehensive Optimization of Dual Threshold Independent-Gate FinFET and SRAM Cells , 2018, Active and Passive Electronic Components.

[11]  Jianping Hu,et al.  Optimization of dual-threshold independent-gate FinFETs for compact low power logic circuits , 2016, 2016 IEEE 16th International Conference on Nanotechnology (IEEE-NANO).

[12]  Piotr Porwik,et al.  Some practical remarks about Binary Decision Diagram size reduction , 2006, IEICE Electron. Express.

[13]  Tajana Simunic,et al.  Hierarchical design of robust and low data dependent FinFET based SRAM array , 2015, Proceedings of the 2015 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH´15).

[14]  Changhwan Shin.  State-of-the-art silicon device miniaturization technology and its challenges , 2014, IEICE Electron. Express.

[15]  Huishan Yang,et al.  Novel SRAM cells using dual-threshold independent-gate FinFETs , 2017, 2017 IEEE 17th International Conference on Nanotechnology (IEEE-NANO).

[16]  Sofia Cassel,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 2012 .

[17]  Xiaole Cui,et al.  Low Power High Performance FinFET Standard Cells Based on Mixed Back Biasing Technology , 2016, IEICE Trans. Electron..

[18]  Niraj K. Jha,et al.  FinFET Logic Circuit Optimization with Different FinFET Styles: Lower Power Possible at Higher Supply Voltage , 2014, 2014 27th International Conference on VLSI Design and 2014 13th International Conference on Embedded Systems.

[19]  Kartik Mohanram,et al.  Dual-$V_{th}$ Independent-Gate FinFETs for Low Power Logic Circuits , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[20]  Rolf Drechsler,et al.  Binary decision diagrams in theory and practice , 2001, International Journal on Software Tools for Technology Transfer.

[21]  M. Ghaznavi-Ghoushchi,et al.  IDGBDD: The novel use of ID3 to improve Genetic algorithm in BDD reordering , 2010, ECTI-CON2010: The 2010 ECTI International Confernce on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology.

[22]  Randal E. Bryant,et al.  Efficient implementation of a BDD package , 1991, DAC '90.

[23]  Anish Muttreja,et al.  FinFET Circuit Design , 2011 .

[24]  Shin-ichi Minato,et al.  Techniques of BDD/ZDD: Brief History and Recent Activity , 2013, IEICE Trans. Inf. Syst..

[25]  Sheldon B. Akers,et al.  Binary Decision Diagrams , 1978, IEEE Transactions on Computers.

[26]  Octav Brudaru,et al.  Static Segregative Genetic Algorithm for Optimizing Variable Ordering of ROBDDs , 2011, 2011 13th International Symposium on Symbolic and Numeric Algorithms for Scientific Computing.

[27]  Robert K. Brayton,et al.  ABC: An Academic Industrial-Strength Verification Tool , 2010, CAV.

[28]  Chikahiro Hori,et al.  Interleaving based variable ordering methods for ordered binary decision diagrams , 1993, ICCAD.