论文信息 - A configurable framework for investigating workload execution

A configurable framework for investigating workload execution

Processor systems contain a limited number of hardware counters that provide some visibility for certain types of interactions, but do not support sophisticated analysis due to limited resources. By contrast, system software simulators provide multidimensional runtime data, but slowdown application execution, often resulting in an inaccurate picture of hardware/ software interactions. The ideal solution to this problem is to create a dedicated hardware unit to “watch” the processor for these types of behaviours. In this paper, we present a hardware framework that leverages an FPGA's reconfigurable fabric to investigate of workload execution behaviours on processors using a hardware-Based Analyzer for the Characterization of User Software (ABACUS). ABACUS is currently able to interface with the LEON3 processor using 1367 FFs, 1504 LUTs and 1 Block RAM on a Virtex 2Pro running at 144MHz.

Lesley Shannon | Alexandra Fedorova | Eric Matthews

[1] Corporate. The SPARC architecture manual (version 9) , 1994 .

[2] Robert Tappan Morris,et al. Locating cache performance bottlenecks using data profiling , 2010, EuroSys '10.

[3] Guy G.F. Lemieux,et al. Hardware Performance Monitoring in Multiprocessors , 1996 .

[4] Harish Patil,et al. Pin: building customized program analysis tools with dynamic instrumentation , 2005, PLDI '05.

[5] Dam Sunwoo,et al. FPGA-Accelerated Simulation Technologies (FAST): Fast, Full-System, Cycle-Accurate Simulators , 2007, MICRO.

[6] David A. Padua,et al. Estimating cache misses and locality using stack distances , 2003, ICS '03.

[7] Corporate. SPARC architecture manual - version 8 , 1992 .

[8] Fredrik Larsson,et al. Simics: A Full System Simulation Platform , 2002, Computer.

[9] Todd M. Austin,et al. SimpleScalar: An Infrastructure for Computer System Modeling , 2002, Computer.

[10] J. Gregory Steffan,et al. The microarchitecture of FPGA-based soft processors , 2005, CASES '05.

[11] Yale N. Patt,et al. Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches , 2006, 2006 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06).