Avoiding Crosstalk Influence on Interconnect Delay Fault Testing

A method for reliable measurement of interconnect delays is presented in the paper. The mode of test vectors generation never induces crosstalks. That is why the delay measurement is reliable. Also, minimization of ground bounce noises and reduction of power consumption during the test is an additional advantage. The presented method allows also localizing and identifying static faults of both stuck-at (SaX) and short types. The paper deals with the hardware that is necessary for implementing the method.

[1]  Sujit Dey,et al.  Double sampling data checking technique: an online testing solution for multisource noise-induced errors on on-chip interconnects and buses , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Chauchin Su,et al.  A unified approach to detecting crosstalk faults of interconnects in deep sub-micron VLSI , 2004, 13th Asian Test Symposium.

[3]  Antonio Rubio,et al.  Noise generation and coupling mechanisms in deep-submicron ICs , 2002, IEEE Design & Test of Computers.

[4]  Sujit Dey,et al.  Self-test methodology for at-speed test of crosstalk in chip interconnects , 2000, DAC.

[5]  Yuejian Wu,et al.  Interconnect delay fault testing with IEEE 1149.1 , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[6]  Mehrdad Nourani,et al.  Signal Integrity: Fault Modeling and Testing in High-Speed SoCs , 2002, J. Electron. Test..

[7]  Sarma B. K. Vrudhula,et al.  Variational interconnect delay metrics for statistical timing analysis , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[8]  Ming Shae Wu,et al.  Using a periodic square wave test signal to detect crosstalk faults , 2005, IEEE Design & Test of Computers.

[9]  Sujit Dey,et al.  Fault modeling and simulation for crosstalk in system-on-chip interconnects , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).