论文信息 - A 10 b 100 MSample/s CMOS pipelined ADC with 1.8 V power supply

A 10 b 100 MSample/s CMOS pipelined ADC with 1.8 V power supply

A 100 MHz ADC for low-power applications uses a 0.18 μm digital CMOS process. The design achieves 9.4 ENOB for a 50 MHz input at full sampling rate, and consumes a total of 180 mW with 2.5 mm/sup 2/ core in a single 1.8 V power supply.

F. Tsay | Yong-In Park | E. Bartolome | S. Karthikeyan

[1] P. Gray,et al. A 1 . 5V , 10-bit , 14 . 3-MS / s CMOS Pipeline Analog-to-Digital Converter , 1999 .

[2] David G. Nairn. A 10-bit, 3V, 100M§/s Pipelined ADC , 2000 .

[3] Kwang Young Kim,et al. A 10-b, 100-MS/s CMOS A/D converter , 1997 .

[4] P. R. Gray,et al. A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.

[5] A. Matsuzawa,et al. A 6 b 800 MSample/s CMOS A/D converter , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).