A high-precision time-to-digital converter using a two-level conversion scheme
暂无分享,去创建一个
[1] Jaehong Park,et al. 20 ps resolution time-to-digital converter for digital storage oscilloscopes , 1998, 1998 IEEE Nuclear Science Symposium Conference Record. 1998 IEEE Nuclear Science Symposium and Medical Imaging Conference (Cat. No.98CH36255).
[2] J. Christiansen,et al. An Integrated High Resolution CMOS Timing Generator Based on an Array of Delay Locked Loops , 1995, ESSCIRC '95: Twenty-first European Solid-State Circuits Conference.
[3] S. F. Dow,et al. A CMOS delay locked loop and sub-nanosecond time-to-digital converter chip , 1995 .
[4] A. Mantyniemi,et al. An integrated 9-channel time digitizer with 30 ps resolution , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).
[5] P. Dudek,et al. A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line , 2000, IEEE Journal of Solid-State Circuits.