A 5-GHz CMOS front-end circuit with low power, low noise and variable gain for WLAN applications

Incorporating the low-IF architecture, a 5-GHz WLAN receiver front-end chip is implemented in a 0.18 /spl mu/m CMOS technology. The chip contains a single-in differential-out low noise amplifier with 1.5 dB noise figure (NF), 25 dB voltage gain and less than 13 mW power consumption, a folded structure downconversion mixer with 9.9 dB single side band noise figure (SSB NF), 13.7 dB voltage gain and+2.7 dBm IIP3, consuming 10 mA current under a 2V supply voltage. The chip also has a 12 dB gain adjustment through a VGA cell placed in parallel with LNA's input.

[1]  Behzad Razavi,et al.  Design considerations for direct-conversion receivers , 1997 .

[2]  T.H. Lee,et al.  A 1.5 V, 1.5 GHz CMOS low noise amplifier , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[3]  A.A. Abidi,et al.  Noise in RF-CMOS mixers: a simple physical model , 2000, IEEE Journal of Solid-State Circuits.

[4]  A.A. Abidi,et al.  A 2.4-GHz low-IF receiver for wideband WLAN in 6-/spl mu/m CMOS-architecture and front-end , 2000, IEEE Journal of Solid-State Circuits.

[5]  H. Ainspan,et al.  A 5.2 GHz 3.3 V I/Q SiGe RF transceiver , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).