CMOS process compatible ie-Flash (inverse gate electrode Flash) technology for system-on-a-chip

A highly reliable single-poly flash technology named ie-Flash (inverse gate electrode Flash), which can be embedded in the common 0.14 /spl mu/m CMOS process without any process modifications, has been developed. The ie-Flash cell consists of two elementary cells for OR-logical reading, resulting in significant improvement of reliability. 5 V programming with 1 ms duration and 1.2 V-read operation of 35 bit memory modules fabricated by a 0.14 /spl mu/m CMOS process is demonstrated.

[1]  R.J. McPartland,et al.  1.25 volt, low cost, embedded flash memory for low density applications , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).

[2]  M. Bohr,et al.  A PROM element based on salicide agglomeration of poly fuses in a CMOS logic process , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[3]  B. De Salvo,et al.  A new physical model for NVM data-retention time-to-failure , 1999, 1999 IEEE International Reliability Physics Symposium Proceedings. 37th Annual (Cat. No.99CH36296).

[4]  K. Ohsaki,et al.  A single poly EEPROM cell structure for use in standard CMOS processes , 1994 .