论文信息 - A 10-b 30-MS/s low-power pipelined CMOS A/D converter using a pseudodifferential architecture

A 10-b 30-MS/s low-power pipelined CMOS A/D converter using a pseudodifferential architecture

A 10-b 30-MS/s low-power CMOS pipelined analog-to-digital converter (ADC) is described. The ADC using a pseudodifferential architecture and a capacitor cross-coupled sample-and-hold stage consumes 16 mW with a single 2-V supply. The chip is fabricated in a standard 0.3-/spl mu/m two-poly three-metal CMOS technology. The achieved low-power dissipation normalized by the sampling frequency of 0.52 mW/MHz is superior to other high-speed low-power ADCs reported. The ADC has a signal-to-noise-and-distortion ratio of 54 dB at an input frequency of 15 MHz. The maximum differential and integral nonlinearity are 0.4 and 0.5 LSB, respectively.

[1] W. Guggenbuhl,et al. A high-swing, high-impedance MOS cascode circuit , 1990 .

[2] Stephen H. Lewis,et al. A 10-b 20-Msample/s analog-to-digital converter , 1992 .

[3] Akira Matsuzawa,et al. A 10-b 20-MHz 30-mW pipelined interpolating CMOS ADC , 1993 .

[4] Paul R. Gray,et al. A 10 b, 20 Msample/s, 35 mW pipeline A/D converter , 1995, IEEE J. Solid State Circuits.

[5] L. R. Carley,et al. An 85 mW, 10 b, 40 Msample/s CMOS parallel-pipelined ADC , 1995 .

[6] M. Yotsuyanagi,et al. A 2 V, 10 b, 20 Msample/s, mixed-mode subranging CMOS A/D converter , 1995 .

[7] Erik Bruun,et al. Dynamic range of low-voltage cascode current mirrors , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[8] Paul R. Gray,et al. A power optimized 13-b 5 Msamples/s pipelined analog-to-digital converter in 1.2 /spl mu/m CMOS , 1996 .

[9] Shoji Kawahito,et al. Low-Power Area-Efficient Pipelined A/D Converter Design Using a Single-Ended Amplifier , 1999 .

[10] P. R. Gray,et al. A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.

[11] I. Mehr,et al. A 55-mW, 10-bit, 40-Msample/s Nyquist-rate CMOS ADC , 2000 .

[12] F. Tsay,et al. A 10 b 100 MSample/s CMOS pipelined ADC with 1.8 V power supply , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).