Gigahertz-range MCML multiplier architectures

In this paper, we present three digital multiplier architectures capable of operating in the gigahertz range, based on MOS Current Mode Logic (MCML) style. A small library of MCML logic gates consisting of NAND/AND, XOR/XNOR, (3/spl times/2) counter (full adder), [4:2] compressor, and master-slave flip-flop were designed and optimized for high-speed operation. Using these gates, we propose three different 8-bit MCML binary-tree multiplier architectures and compare their performance in terms of latency, throughput (number of multiplications per second) and power consumption. According to our simulation, the fastest multiplier targeting for TSMC 0.18 /spl mu/m CMOS technology attains a throughput of 4.76 GHz or 4.76 Billion multiplications per second and a latency of 3.8 ns.

[1]  Jan M. Rabaey,et al.  MOS current mode logic for low power, low noise CORDIC computation in mixed-signal environments , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).

[2]  R. Rogenmoser,et al.  A dual-issue floating-point coprocessor with SIMD architecture and fast 3D functions , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[3]  Mauro Olivieri,et al.  Design of synchronous and asynchronous variable-latency pipelined multipliers , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Paul Husted,et al.  An Analysis of MOS Current Mode Logic for Low Power and High Performance Digital Logic , 2000 .

[5]  David L. Pulfrey,et al.  Design procedures for differential cascode voltage switch circuits , 1986 .

[6]  Duo Sheng,et al.  Design of a 3-V 300-MHz low-power 8-b/spl times/8-b pipelined multiplier using pulse-triggered TSPC flip-flops , 2000, IEEE Journal of Solid-State Circuits.

[7]  Mark R Santoro.  Design and Clocking of VLSI Multipliers , 1989 .