Area and Energy-Efficient 4-2 Compressor Design for Tree Multiplier Implementation

Redundant gates of 4-2 compressor (hereafter, it is referred as 42C) has been removed by simplification of compressor output Boolean expression, that results in power consumption minimization. Further, the proposed design is implemented in full swing gate diffusion input logic, a low-power design technique with minimum transistor count. To evaluate the performance of existing and proposed compressor designs, they are simulated using SPICE simulation at 45 nm technology model. Also, the area is calculated from their corresponding generated layouts for the same technology model. From the simulation results, it is observed that the proposed compressor has shown performance improvement in terms of power delay product by 45% than the recently reported compressor. Further, to study the performance of proposed compressor in an application environment, a 16-bit multiplier is implemented. Its simulation results confirmed that the performance improvement is consistent in the multiplier too.

[1]  Rangaswamy Nakkeeran,et al.  GDI based full adders for energy efficient arithmetic applications , 2016 .

[2]  Alexander Fish,et al.  Full-Swing Gate Diffusion Input logic - Case-study of low-power CLA adder design , 2014, Integr..

[3]  Z. Sauli,et al.  An efficient Modified Booth multiplier architecture , 2008, 2008 International Conference on Electronic Design.

[4]  Keivan Navi,et al.  Design of two Low-Power full adder cells using GDI structure and hybrid CMOS logic style , 2014, Integr..

[5]  Abdollah Khoei,et al.  CMOS implementation of a fast 4-2 compressor for parallel accumulations , 2012, 2012 IEEE International Symposium on Circuits and Systems.

[6]  Kevin Nowka,et al.  A 16-Bit by 16-Bit MAC Design Using Fast 5:3 Compressor Cells , 2002, J. VLSI Signal Process..

[7]  Bassam Jamil Mohd,et al.  Low power Wallace multiplier design based on wide counters , 2012, Int. J. Circuit Theory Appl..

[8]  Fabrizio Lombardi,et al.  Design and Analysis of Approximate Compressors for Multiplication , 2015, IEEE Transactions on Computers.

[9]  Ardalan Najafi,et al.  Low-power and high-speed 4-2 compressor , 2013, 2013 36th International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO).

[10]  A 15 ns 32×32-bit CMOS multiplier with an improved parallel structure , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.

[11]  Shiann-Rong Kuang,et al.  Modified Booth Multipliers With a Regular Partial Product Array , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[12]  Earl E. Swartzlander,et al.  A Reduced Complexity Wallace Multiplier Reduction , 2010, IEEE Transactions on Computers.

[13]  Ali Jahanian,et al.  Redesigned CMOS (4; 2) compressor for fast binary multipliers , 2013, Canadian Journal of Electrical and Computer Engineering.

[14]  Vojin G. Oklobdzija,et al.  Improving multiplier design by using improved column compression tree and optimized final adder in CMOS technology , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[15]  Christopher S. Wallace,et al.  A Suggestion for a Fast Multiplier , 1964, IEEE Trans. Electron. Comput..