A Novel DCVS Tree Reduction Algorithm

This paper presents a new method to simplify the implemented functions by differential cascode voltage switch (DCVS) tree using a new levels coupling rule. The rule introduced in the context provides more reduction possibility by changing the designer's point of view. The proposed algorithm introduces a new approach for DCVS tree network design by making use of this rule and its combination with the former rules. This algorithm exploits ordered binary decision diagram (OBDD) structures to realize DCVS trees. The approach presented, remarkably improves speed and circuit area

[1]  Arunita Jaekel.  A new model for constructing DCVS trees , 1997, CCECE '97. Canadian Conference on Electrical and Computer Engineering. Engineering Innovation: Voyage of Discovery. Conference Proceedings.

[2]  Kenneth J. Supowit,et al.  Finding the Optimal Variable Ordering for Binary Decision Diagrams , 1990, IEEE Trans. Computers.

[3]  David L. Pulfrey,et al.  A comparison of CMOS circuit techniques: differential cascode voltage switch logic versus conventional logic , 1987 .

[4]  David L. Pulfrey,et al.  Design procedures for differential cascode voltage switch circuits , 1986 .

[5]  Kaushik Roy,et al.  Differential Current Switch Logic: A Low Power DCVS Logic Family , 1995, ESSCIRC '95: Twenty-first European Solid-State Circuits Conference.

[6]  Nick Kanopoulos,et al.  Optimal synthesis of differential cascode voltage switch (DCVS) logic circuits using ordered binary decision diagrams (OBDDs) , 1995, Proceedings of EURO-DAC. European Design Automation Conference.

[7]  N. Kanopoulos,et al.  Testing of differential cascade voltage switch (DCVS) circuits , 1990 .

[8]  S.-L. Lu,et al.  Implementation of iterative networks with CMOS differential logic , 1988 .

[9]  B. Hoefflinger,et al.  Sample-set differential logic (SSDL) for complex high-speed VLSI , 1986 .

[10]  Wei Hwang,et al.  Design and implementation of differential cascode voltage switch with pass-gate (DCVSPG) logic for high-performance digital systems , 1997 .

[11]  L. Heller,et al.  Cascode voltage switch logic: A differential CMOS logic family , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.