NCL+: Return-to-one Null Convention Logic

Asynchronous paradigms are a way to deal with hard problems in newer technologies. Among the templates for ensuring efficient asynchronous design, Null Convention Logic (NCL) appears as a fast and relatively low area and power option, enabling semi-custom design. This work proposes a new asynchronous logic template, NCL+, which is a modification of NCL to support the return-to-one protocol. A basic library of NCL+ standard-cells, with different driving strengths enables comparison between NCL and NCL+. While no significant differences in area arise, results suggest that a trade-off of power versus forward propagation delay exists. Accordingly, NCL+ provides more power efficiency and NCL provides smaller forward propagation delays.

[1]  William B. Toms,et al.  Delay-insensitive, point-to-point interconnect using m-of-n codes , 2003, Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings..

[2]  Tom Verhoeff,et al.  Delay-insensitive codes — an overview , 1988, Distributed Computing.

[3]  Liang Zhou,et al.  Bit-Wise MTNCL: An ultra-low power bit-wise pipelined asynchronous circuit design methodology , 2010, 2010 53rd IEEE International Midwest Symposium on Circuits and Systems.

[4]  Matheus T. Moreira,et al.  Return-to-one protocol for reducing static power in C-elements of QDI circuits employing m-of-n codes , 2012, 2012 25th Symposium on Integrated Circuits and Systems Design (SBCCI).

[5]  Alain J. Martin.  The limitations to delay-insensitivity in asynchronous circuits , 1990 .

[6]  F. A. Parsan,et al.  CMOS implementation comparison of NCL gates , 2012, 2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS).

[7]  Y. Savaria,et al.  State-holding free NULL Convention Logic™ , 2012, 2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS).

[8]  Scott C. Smith,et al.  A differential design for C-elements and NCL gates , 2010, 2010 53rd IEEE International Midwest Symposium on Circuits and Systems.

[9]  M. T. Moreira,et al.  Design of NCL gates with the ASCEnD flow , 2013, 2013 IEEE 4th Latin American Symposium on Circuits and Systems (LASCAS).

[10]  Scott A. Brandt,et al.  NULL Convention Logic/sup TM/: a complete and consistent logic for asynchronous digital circuit synthesis , 1996, Proceedings of International Conference on Application Specific Systems, Architectures and Processors: ASAP '96.

[11]  Peter A. Beerel,et al.  A Designer's Guide to Asynchronous VLSI , 2010 .

[12]  Matheus T. Moreira,et al.  A 65nm standard cell set and flow dedicated to automated asynchronous circuits design , 2011, 2011 IEEE International SOC Conference.

[13]  Alain J. Martin,et al.  Asynchronous Techniques for System-on-Chip Design , 2006, Proceedings of the IEEE.

[14]  S. L. Hurst,et al.  An introduction to threshold logic: a survey of present theory and practice , 1969 .