Low-power VLSI decoder architectures for LDPC codes
暂无分享,去创建一个
[1] Andrew J. Blanksby,et al. Parallel decoding architectures for low density parity check codes , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).
[2] Robert G. Gallager,et al. Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.
[3] John M. Cioffi,et al. A highly efficient domain-programmable parallel architecture for iterative LDPCC decoding , 2001, Proceedings International Conference on Information Technology: Coding and Computing.
[4] Keshab K. Parhi,et al. VLSI implementation-oriented (3, k)-regular low-density parity-check codes , 2001, 2001 IEEE Workshop on Signal Processing Systems. SiPS 2001. Design and Implementation (Cat. No.01TH8578).
[5] Payam Pakzad,et al. VLSI architectures for iterative decoders in magnetic recording channels , 2001 .
[6] A. Glavieux,et al. Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.
[7] John Cocke,et al. Optimal decoding of linear codes for minimizing symbol error rate (Corresp.) , 1974, IEEE Trans. Inf. Theory.