Test structures and test methodology for developing high voltage ESD protection
暂无分享,去创建一个
[1] Vladislav Vashchenko,et al. Technology CAD evaluation of BiCMOS protection structures operation including spatial thermal runaway , 2002, 2002 Electrical Overstress/Electrostatic Discharge Symposium.
[2] A. Strachan,et al. A trench-isolated power BiCMOS process with complementary high performance vertical bipolars , 2002, Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting.
[3] Jon Barth,et al. TLP calibration, correlation, standards, and new techniques , 2001 .
[4] A. Concannon,et al. Comparison of ESD protection capability of lateral BJT, SCR and bidirectional. SCR for hi-voltage BiCMOS circuits , 2002, Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting.
[5] Taylor R. Efland,et al. SCR-LDMOS. A novel LDMOS device with ESD robustness , 2000, 12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094).
[6] A. Amerasekera,et al. Bipolar SCR ESD protection circuit for high speed submicron bipolar/BiCMOS circuits , 1995, Proceedings of International Electron Devices Meeting.