Compact modeling of thermal resistance in bipolar transistors on bulk and SOI substrates

Analytical expressions for the thermal resistance of bipolar transistors on bulk and SOI substrates are presented. The models are derived on the basis of intuitive physical pictures and validated by comparison with experimental data and three-dimensional (3D) device simulation. The effect of bulk and SOI substrates, shallow- and deep-trench isolation, and multiple emitter fingers is accounted for. All models are suitable for both hand calculations and computer-aided design.

[1]  G. A. Slack,et al.  Thermal Conductivity of Silicon and Germanium from 3°K to the Melting Point , 1964 .

[2]  S. M. Sze,et al.  Physics of semiconductor devices , 1969 .

[3]  E. S. Schlig,et al.  Thermal properties of very fast transistors , 1970 .

[4]  W. B. Joyce,et al.  Thermal resistance of heat sinks with temperature-dependent conductivity , 1975 .

[5]  P. R. Gray,et al.  Computer simulation of integrated circuits in the presence of electrothermal interaction , 1976 .

[6]  C. Tien,et al.  Size Effect on the Thermal Conductivity of High-Tc Thin-Film Superconductors , 1990 .

[7]  M. Berger,et al.  Estimation of heat transfer in SOI-MOSFETs , 1991 .

[8]  R.M. Fox,et al.  Scalable small-signal model for BJT self-heating , 1991, IEEE Electron Device Letters.

[9]  K. Goodson,et al.  Effect of microscale thermal conduction on the packing limit of silicon-on-insulator electronics , 1992, [1992 Proceedings] Intersociety Conference on Thermal Phenomena in Electronic Systems.

[10]  Mau-Chung Frank Chang,et al.  Thermal design and simulation of bipolar integrated circuits , 1992 .

[11]  D. T. Zweidinger,et al.  The effects of BJT self-heating on circuit behavior , 1993 .

[12]  Kenneth E. Goodson,et al.  Measurement and modeling of self-heating in SOI nMOSFET's , 1994 .

[13]  William Redman-White,et al.  Characterization of layout dependent thermal coupling in SOI CMOS current mirrors , 1996 .

[14]  Robert Fox,et al.  A physics-based, dynamic thermal impedance model for SOI MOSFET's , 1997 .

[15]  William Redman-White,et al.  Impact of self-heating and thermal coupling on analog circuits in SOI CMOS , 1998 .

[16]  D. J. Walkey,et al.  Prediction of thermal resistance in trench isolated bipolar device structures , 1998, Proceedings of the 1998 Bipolar/BiCMOS Circuits and Technology Meeting (Cat. No.98CH36198).

[17]  D. J. Walkey,et al.  Extraction and modelling of thermal behavior in trench isolated bipolar structures , 1999, Proceedings of the 1999 Bipolar/BiCMOS Circuits and Technology Meeting (Cat. No.99CH37024).

[18]  M. Mastrapasqua,et al.  Very low cost graded SiGe base bipolar transistors for a high performance modular BiCMOS process , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[19]  Robert Fox,et al.  A physics-based dynamic thermal impedance model for vertical bipolar transistors on SOI substrates , 1999 .

[20]  Katsuyoshi Washio,et al.  A 0.2-/spl mu/m 180-GHz-f/sub max/ 6.7-ps-ECL SOI/HRS self aligned SEG SiGe HBT/CMOS technology for microwave and high-speed digital applications , 2000 .

[21]  Chenming Hu,et al.  SOI thermal impedance extraction methodology and its significance for circuit simulation , 2001 .

[23]  Tom J. Smy,et al.  A 3D thermal simulation tool for integrated devices-Atar , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[24]  B. Jagannathan,et al.  Measurement and modeling of thermal resistance of high speed SiGe heterojunction bipolar transistors , 2001, 2001 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems. Digest of Papers (IEEE Cat. No.01EX496).

[25]  P. Palestri,et al.  Device simulation for advanced Si/sub 1-x/Ge/sub x/ HBTs , 2001, Proceedings of the 2001 BIPOLAR/BiCMOS Circuits and Technology Meeting (Cat. No.01CH37212).