DIBL–Compensated Extraction of the Channel Length Modulation Coefficient in MOSFETs

In this brief, a new channel length modulation (CLM) extraction method is proposed. The main innovation of this approach is that the extracted value of CLM is not artificially inflated by the contribution of the drain-induced barrier lowering (DIBL), which allows discriminating between the two phenomena. In this method, the transistor gain is measured by using the source-measurement unit in a forced current mode. It is demonstrated that the CLM coefficient can be extracted by the linear regression of the inverse of the gain with respect to the current-over-transconductance ratio, corrected for series resistances. This method is later applied and validated on a planar bulk 65-nm CMOS technology.

[1]  Mario Pinto-Guedes,et al.  A circuit simulation model for bipolar-induced breakdown in MOSFET , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  M. C. Jeng,et al.  A physical model for MOSFET output resistance , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[3]  G. Hiblot.  Impact of Local-Interconnect to Gate Overlay on Series Resistance Compensation for Injection Velocity Extraction , 2018, IEEE Transactions on Semiconductor Manufacturing.

[4]  Frédéric Boeuf,et al.  Impact of short-channel effects on velocity overshoot in MOSFET , 2015, 2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS).

[5]  Jean-Pierre Colinge,et al.  Fully-depleted SOI CMOS for analog applications , 1998 .

[6]  Chenming Hu,et al.  Modeling of pocket implanted MOSFETs for anomalous analog behavior , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[7]  S. Chakraborty,et al.  Impact of Halo Doping on the Subthreshold Performance of Deep-Submicrometer CMOS Devices and Circuits for Ultralow Power Analog/Mixed-Signal Applications , 2007, IEEE Transactions on Electron Devices.

[8]  A. Mercha,et al.  Planar Bulk MOSFETs Versus FinFETs: An Analog/RF Perspective , 2006, IEEE Transactions on Electron Devices.

[9]  Kenneth E. Goodson,et al.  Measurement and modeling of self-heating in SOI nMOSFET's , 1994 .

[10]  C. Hu,et al.  Threshold voltage model for deep-submicrometer MOSFETs , 1993 .

[11]  A. Oates,et al.  A Simple Series Resistance Extraction Methodology for Advanced CMOS Devices , 2011, IEEE Electron Device Letters.

[12]  Bing J. Sheu,et al.  Measurement and modeling of short-channel MOS transistor gate capacitances , 1987 .

[13]  Barrier Lowering and Backscattering Extraction in Short-Channel MOSFETs , 2010, IEEE Transactions on Electron Devices.

[14]  D.A. Antoniadis,et al.  MOSFET Performance Scaling—Part I: Historical Trends , 2008, IEEE Transactions on Electron Devices.

[15]  Carlos Galup-Montoro,et al.  A simple modeling of the early voltage of MOSFETs in weak and moderate inversion , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[16]  C.G. Sodini,et al.  The effect of high fields on MOS device and circuit performance , 1984, IEEE Transactions on Electron Devices.

[17]  S. Deleonibus,et al.  Experimental Investigation on the Quasi-Ballistic Transport: Part II—Backscattering Coefficient Extraction and Link With the Mobility , 2009, IEEE Transactions on Electron Devices.

[18]  D. Kern,et al.  High transconductance and velocity overshoot in NMOS devices at the 0.1- mu m gate-length level , 1988, IEEE Electron Device Letters.

[19]  Fundamentals and extraction of velocity saturation in sub-100nm (110)-Si and (100)-Ge , 2008, 2008 Symposium on VLSI Technology.

[20]  N. D. Arora,et al.  MOSFET Models for VLSI Circuit Simulation: Theory and Practice , 1993 .

[21]  D. Antoniadis,et al.  On experimental determination of carrier velocity in deeply scaled NMOS: how close to the thermal limit? , 2001, IEEE Electron Device Letters.