A Survey on Protection of FPGA Based IP Designs

The size and complexity involved in designing of electronic devices and systems is continuously outpacing the designer productivity. So designers have to regularly thrive for new solutions in terms of design tools & methodology. IP (Intellectual property) reuse methodology has been introduced to cope up with very large & complex designs. However, the IP core is vulnerable to many dangers such as copyright fraud, readback attack, cloning, reverse engineering etc. This paper provides a comprehensive review of current state-ofart of IP protection of FPGA based IP

[1]  Abhishek Basu,et al.  FPGA IMPLEMENTATION OF IP PROTECTION THROUGH VISUAL INFORMATION HIDING , 2011 .

[2]  Arlindo L. Oliveira.  Techniques for the creation of digital watermarks in sequentialcircuit designs , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Gang Qu,et al.  VLSI Design IP Protection: Solutions, New Challenges, and Opportunities , 2006, First NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06).

[4]  William Stallings,et al.  Cryptography and Network Security: Principles and Practice , 1998 .

[5]  Jürgen Teich,et al.  Power Signature Watermarking of IP Cores for FPGAs , 2008, J. Signal Process. Syst..

[6]  Sofiène Tahar,et al.  A Robust FSM Watermarking Scheme for IP Protection of Sequential Circuit Design , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Jürgen Teich,et al.  New Directions for IP Core Watermarking and Identification , 2010, Dynamically Reconfigurable Architectures.

[8]  Spyros Tragoudas,et al.  Rewiring for watermarking digital circuit netlists , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Sofiène Tahar,et al.  A public-key watermarking technique for IP designs , 2005, Design, Automation and Test in Europe.

[10]  Dennis G. Abraham,et al.  Transaction Security System , 1991, IBM Syst. J..

[11]  M. Potkonjak,et al.  FPGA fingerprinting techniques for protecting intellectual property , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[12]  Martin F. H. Schuurmans,et al.  Digital watermarking , 2002, Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design.

[13]  Sofiène Tahar,et al.  IP watermarking techniques: survey and comparison , 2003, The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings..

[14]  Adi Shamir,et al.  A method for obtaining digital signatures and public-key cryptosystems , 1978, CACM.

[15]  Jason Cong,et al.  Protecting Combinational Logic Synthesis Solutions , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[16]  Gang Qu,et al.  Zero overhead watermarking technique for FPGA designs , 2003, GLSVLSI '03.

[17]  Xingming Sun,et al.  The Design and FPGA Implementation of FSM-based Intellectual Property Watermark Algorithm at Behavioral Level , 2011 .

[18]  Miodrag Potkonjak,et al.  Robust IP watermarking methodologies for physical design , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[19]  Miodrag Potkonjak,et al.  Constraint-based watermarking techniques for design IP protection , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[20]  I. Torunoglu,et al.  Watermarking-based copyright protection of sequential functions , 2000, IEEE Journal of Solid-State Circuits.

[21]  Grant Martin,et al.  Surviving the SOC Revolution: A Guide to Platform-Based Design , 1999 .

[22]  Antonio García,et al.  IPP@HDL: Efficient Intellectual Property Protection Scheme for IP Cores , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[23]  Swarup Bhunia,et al.  HARPOON: An Obfuscation-Based SoC Design Methodology for Hardware Protection , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[24]  Chip-Hong Chang,et al.  Stego-signature at logic synthesis level for digital design IP protection , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[25]  Miodrag Potkonjak,et al.  Intellectual Property Protection in VLSI Designs: Theory and Practice , 2003 .