Low cost floating-point unit design for audio applications

This paper presents a low-cost single-cycle floating-point unit developed for digital audio processing applications. In the unit, the serial steps of floating-point operations are paralleled to reduce critical path delay, and hardware resources are shared with the integer datapath to minimize area overhead. Its area overhead is as small as 38% of the fixed-point datapath, and the critical path delay is 6 ns in 0.25 /spl mu/m CMOS technology, which makes it well suited to modern audio applications such as MP3 and AAC. The floating-point unit is verified through an efficient test vector generation method developed to reduce verification time significantly.

[1]  Guido D. Salvucci,et al.  Ieee standard for binary floating-point arithmetic , 1985 .

[2]  Edward A. Lee,et al.  DSP Processor Fundamentals , 1997 .

[3]  Tatsumi Yamauchi,et al.  A 13.3ns double-precision floating-point ALU and multiplier , 1995, Proceedings of ICCD '95 International Conference on Computer Design. VLSI in Computers and Processors.

[4]  Yrjö Neuvo,et al.  Use of short floating-point formats in audio applications , 1992 .

[5]  G. Maturi.  Single chip MPEG audio decoder , 1992 .

[6]  Jong Hyun Kim,et al.  A full accuracy MPEG1 audio layer 3 (MP3) decoder with internal data converters , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[7]  L. Bergher,et al.  MPEG audio decoder for consumer applications , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[8]  Narumi Sakashita,et al.  Built-in self-test in a 24 bit floating point digital signal processor , 1990, Proceedings. International Test Conference 1990.

[9]  K.J. Nowka,et al.  1 GHz leading zero anticipator using independent sign-bit determination logic , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).

[10]  Hiroaki Suzuki,et al.  Leading-zero anticipatory logic for high-speed floating point addition , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[11]  Edward A. Lee,et al.  DSP Processor Fundamentals: Architectures and Features , 1997 .

[12]  Oscal T.-C. Chen,et al.  A Cost-effective Fixed/floating-point Digital Signal Processor , 1997, Proceedings of Technical Papers. International Symposium on VLSI Technology, Systems, and Applications.