300-MHz-frequency-band impulse-radio receiver architecture with all-digital compensation for clock jitter and frequency variation

An impulse-radio receiver architecture for the 300-MHz frequency band is presented. Digital signal processing (DSP), which compensates cycle-to-cycle jitter and frequency drift of transmitter clock, is performed in a FPGA DSP board. Owing to the process, the detection range for transmitted packets is considerably enlarged, which improves the communication range between a transmitter and receiver. A prototype wireless sensor node was developed with a fabricated IC. This sensor node, driven by a passive mechanical vibration sensor, senses the opening and closing motion of the door. The estimated lifetime of the transmitter is over ten years with a coin-sized battery.

[1]  Ishikuro Hiroki,et al.  A 1-V 299uW Flashing UWB Transceiver Based on Double Thresholding Scheme , 2006 .

[2]  M. Takamiya,et al.  A 1-V 299/spl mu/W Flashing UWB Transceiver Based on Double Thresholding Scheme , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[3]  Suzuki Kei,et al.  A CMOS UWB-IR Receiver Analog Front End with Intermittent Operation , 2007 .

[4]  K. Halonen,et al.  A micropower 2 MHz CMOS frequency reference for capacitive sensor applications , 2005, Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005..

[5]  M. Harada,et al.  A 1-Mbps 1.6-μA Micro-power Active-RFID CMOS LSI for the 300-MHz Frequency Band , 2007, 2007 IEEE/MTT-S International Microwave Symposium.

[6]  I.D. O'Donnell,et al.  A 2.3mW Baseband Impulse-UWB Transceiver Front-End in CMOS , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..