A cost-effective 8×8 2-D IDCT core processor with folded architecture

A dedicated cost-effective core processor of the 8/spl times/8 two-dimensional (2-D) inverse discrete transform (IDCT) architecture based on the direct realization approach is proposed. The folding scheme is developed to obtain a low gate-count and high throughput. The experimental result shows that the chip's throughput is one pixel per clock cycle with a structure of 78 K transistors, which reveals that the low cost of VLSI implementation is more attractive than most of previously reported chips. With 0.6 /spl mu/m CMOS, double metal technology, the chip is a standard-cell implementation and requires a core size of 4.4/spl times/2.8 mm/sup 2/, and is able to operate at a clock rate of more than 100 MHz.

[1]  K. J. Ray Liu,et al.  VLSI design of high-speed time-recursive 2-D DCT/IDCT processor for video applications , 1996, IEEE Trans. Circuits Syst. Video Technol..

[2]  Nam Ik Cho,et al.  On the regular structure for the fast 2-D DCT algorithm , 1993 .

[3]  Jinn-Nang Kao,et al.  A 0.8 /spl mu/ 100-MHz 2-D DCT core processor , 1994 .

[4]  N. Ahmed,et al.  Discrete Cosine Transform , 1996 .

[5]  Martin Vetterli,et al.  Fast 2-D discrete cosine transform , 1985, ICASSP '85. IEEE International Conference on Acoustics, Speech, and Signal Processing.

[6]  Liang-Gee Chen,et al.  A cost-effective architecture for 8×8 two-dimensional DCT/IDCT using direct method , 1997, IEEE Trans. Circuits Syst. Video Technol..

[7]  B. Lee A new algorithm to compute the discrete cosine Transform , 1984 .

[8]  Didier Le Gall,et al.  MPEG: a video compression standard for multimedia applications , 1991, CACM.

[9]  Ming Lei Liou,et al.  Overview of the p×64 kbit/s video coding standard , 1991, CACM.

[10]  Weiping Li,et al.  DCT/IDCT processor design for high data rate image coding , 1992, IEEE Trans. Circuits Syst. Video Technol..

[11]  G.S. Moschytz,et al.  Practical fast 1-D DCT algorithms with 11 multiplications , 1989, International Conference on Acoustics, Speech, and Signal Processing,.

[12]  Pierre Duhamel,et al.  Polynomial transform computation of the 2-D DCT , 1990, International Conference on Acoustics, Speech, and Signal Processing.

[13]  Masahiko Yoshimoto,et al.  A 100-MHz 2-D discrete cosine transform core processor , 1992 .

[14]  Roberto Guerrieri,et al.  A 35 /spl mu/W 1.1 V gate array 8/spl times/8 IDCT processor for video-telephony , 1998, Proceedings of the 1998 IEEE International Conference on Acoustics, Speech and Signal Processing, ICASSP '98 (Cat. No.98CH36181).

[15]  N. Cho,et al.  Fast algorithm and implementation of 2-D discrete cosine transform , 1991 .

[16]  T. Fujita,et al.  A 0.9 V 150 MHz 10 mW 4 mm/sup 2/ 2-D discrete cosine transform core processor with variable-threshold-voltage scheme , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[17]  Lee-Sup Kim,et al.  A 200 MHz 13 mm/sup 2/ 2-D DCT macrocell using sense-amplifying pipeline flip-flop scheme , 1994 .

[18]  PeiZong Lee,et al.  Restructured recursive DCT and DST algorithms , 1994, IEEE Trans. Signal Process..