MOSFET memory circuits

Metal-oxide-semiconductor first effect transistors (MOSFETs) are currently being used in a variety of memory applications. The requirements of memory usage and the characteristics of MOSFET devices and technology have led to a number of unique circuits for these applications. Organization and design considerations of memory systems using MOSFET devices are reviewed, and examples of specific circuits are presented and analyzed. These include random access cells, shift registers, read only storage, and on-chip support circuits; both complementary and noncomplementary circuits are discussed.

[1]  Wendell B. Sander.  Semiconductor memory circuits and technology , 1968, AFIPS '68 (Fall, part II).

[2]  R. Igarashi,et al.  A 150-nanosecond associative memory using integrated MOS transistors , 1966 .

[3]  B. G. Watkins.  A Low-Power Multiphase Circuit Technique , 1967 .

[4]  M. F. Tompsett,et al.  Experimental verification of the charge coupled device concept , 1970, Bell Syst. Tech. J..

[5]  R. E. Oleksiak,et al.  The variable threshold transistor, a new electrically-alterable, non-destructive read-only storage device , 1967 .

[6]  R. E. Oleksiak,et al.  The variable-threshold transistor, a new electrically-alterable, nondestructive READ-only storage device , 1968 .

[7]  D. L. Critchlow,et al.  IGFET circuit performance-n-channel versus p-channel , 1969 .

[8]  H. Lin,et al.  The application of MNOS transistors in a preset counter with nonvolatile memory , 1969 .

[9]  J. H. Friedrich.  A coincident-select MOS storage array , 1968 .

[10]  D. Frohman-Bentchkowsky.  An integrated metal-nitride-oxide-silicon (MNOS) memory , 1969 .

[11]  L. L. Vadasz,et al.  Silicon-gate technology , 1969, IEEE Spectrum.

[12]  J R Burns,et al.  SWITCHING RESPONSE OF COMPLEMENTARY SYMMETRY MOS TRANSISTOR LOGIC CIRCUITS , 1964 .

[13]  H. Yamamoto,et al.  A 40-ns 144-bit n-channel MOS-LSI memory , 1969 .

[14]  D. Lund,et al.  Design of a megabit semiconductor memory system , 1970, AFIPS '70 (Fall).

[15]  J. F. Allison,et al.  Silicon-on-Sapphire Complementary MOS Memory Cells , 1967 .

[16]  F. Sangster,et al.  Integrated MOS and bipolar analog delay lines using bucket-brigade capacitor storage , 1970 .

[17]  T. Klein.  Technology and performance of integrated complementary MOS circuits , 1969 .

[18]  T. Finch.  Why semiconductor memories , 1970 .

[19]  Thomas W. Hart,et al.  A main frame semiconductor memory for fourth generation computers , 1969, AFIPS '69 (Fall).

[20]  K. Goser,et al.  Channel formation in an IGFET and its equivalent circuit for CAD , 1970 .

[21]  D. Frohman-Bentchkowsky,et al.  The metal-nitride-oxide-silicon (MNOS) transistor—Characteristics and applications , 1970 .

[22]  D. E. Brewer,et al.  Low power computer memory system , 1967, AFIPS '67 (Fall).

[23]  G. E. Smith,et al.  Charge coupled semiconductor devices , 1970, Bell Syst. Tech. J..

[24]  J. R. Burns,et al.  Silicon-on-sapphire complementary MOS circuits for high speed associative memory , 1969, AFIPS '69 (Fall).

[25]  M. F. Tompsett,et al.  Charge-coupled imaging devices: Experimental results , 1971 .

[26]  Peter Pleshko,et al.  An Investigation of the Potential of MOS Transistor Memories , 1966, IEEE Trans. Electron. Comput..

[27]  J. A. Rajchman.  Computer memories and the impact of semiconductor technology , 1969 .

[28]  R. H. Crawford,et al.  Theory and design of MOS capacitor pull-up circuits , 1969 .

[29]  J. T. Wallmark,et al.  Switching and storage characteristics of MIS memory transistors , 1969 .

[30]  W. M. Regitz,et al.  A three transistor-cell, 1024-bit, 500 NS MOS RAM , 1970 .

[31]  David A. Hodges.  Large-capacity semiconductor memory , 1968 .

[32]  F. Wanlass,et al.  Nanowatt logic using field-effect metal-oxide semiconductor triodes , 1963 .

[33]  W. B. Sander,et al.  Address selection by combinatorial decoding of semiconductor memory arrays , 1969 .

[34]  J. Meyer,et al.  High speed silicon-on-sapphire 50-stage shift register , 1970 .