Towards practical high-level synthesis from large behavioral descriptions
暂无分享,去创建一个
Hiroaki Takada | Hiroyuki Tomiyama | Nikil Dutt | Shinya Honda | Toshinobu Matsuba | Yuko Hara-Azumi
[1] Yoshinori Takeuchi,et al. Generation of application-domain Specific Instruction-set Processors , 2010, 2010 International SoC Design Conference.
[2] Hiroyuki Tomiyama,et al. Function-Level Partitioning of Sequential Programs for Efficient Behavioral Synthesis , 2007, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..
[3] Hiroyuki Tomiyama,et al. Partitioning of Behavioral Descriptions with Exploiting Function-Level Parallelism , 2010, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..
[4] Jason Cong,et al. Simultaneous FU and Register Binding Based on Network Flow Method , 2008, 2008 Design, Automation and Test in Europe.
[5] Hiroaki Takada,et al. Regular Paper Proposal and Quantitative Analysis of the CHStone Benchmark Program Suite for Practical C-based High-level Synthesis , 2009 .
[6] Hiroyuki Tomiyama,et al. Aggressive Register Unsharing Based on SSA Transformation for Clock Enhancement in High-Level Synthesis , 2010, 2010 Fifth IEEE International Symposium on Electronic Design, Test & Applications.