A high performance sub-pipelined architecture for AES
暂无分享,去创建一个
[1] Elisabeth Oswald,et al. An ASIC Implementation of the AES SBoxes , 2002, CT-RSA.
[2] Vincent Rijmen,et al. The Design of Rijndael , 2002, Information Security and Cryptography.
[3] Máire O'Neill,et al. High Performance Single-Chip FPGA Rijndael Algorithm Implementations , 2001, CHES.
[4] Kris Gaj,et al. Fast implementations of secret-key block ciphers using mixed inner- and outer-round pipelining , 2001, FPGA '01.
[5] Hua Li,et al. An efficient architecture for the AES mix columns operation , 2005, 2005 IEEE International Symposium on Circuits and Systems.
[6] Christof Paar,et al. An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalists , 2001, IEEE Trans. Very Large Scale Integr. Syst..
[7] Trevor Mudge,et al. A 2.3Gb/s fully integrated and synthesizable AES Rijndael core , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..
[8] William Stallings,et al. Cryptography and network security , 1998 .
[9] Sandra Dominikus,et al. A Highly Regular and Scalable AES Hardware Architecture , 2003, IEEE Trans. Computers.
[10] Akashi Satoh,et al. A Compact Rijndael Hardware Architecture with S-Box Optimization , 2001, ASIACRYPT.