论文信息 - The latchup risk of CMOS-technology in space

The latchup risk of CMOS-technology in space

The use of CMOS technology in space requires the careful evaluation of the latchup risk. The radiation tolerance of a standard 1.0 mu m high density technology and its hardened variants is studied. The internal currents and densities are read through dynamic two/three dimensional device simulations, performed on a complete description of the CMOS inverter cell and a simulated heavy ion strike. An evaluation of the capture cross section versus the ion energy is derived from the statistical distribution of ion tracks through the structure. >

[1] E. Sangiorgi,et al. Three-dimensional distribution of CMOS latch-up current , 1987, IEEE Electron Device Letters.

[2] R.A. Martin,et al. Three-dimensional effects in CMOS latch-up , 1986, 1986 International Electron Devices Meeting.

[4] I. Kanno. Models of formation and erosion of a plasma column in a silicon surface-barrier detector , 1987 .

[5] A. H. Johnston,et al. Latchup in CMOS from single particles , 1990 .

[6] J.A. Seitchik,et al. An improved circuit model for CMOS latchup , 1985, IEEE Electron Device Letters.

[7] L. Edmonds. Theoretical prediction of the impact of Auger recombination on charge collection from an ion track , 1991 .

[8] J.A. Seitchik,et al. An analytic model of holding voltage for latch-up in epitaxial CMOS , 1987, IEEE Electron Device Letters.

[9] T. Aoki,et al. Dynamics of heavy-ion-induced latchup in CMOS structures , 1988 .

[10] Ping Yang,et al. SIERRA: a 3-D device simulator for reliability modeling , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11] N. Shigyo,et al. Three-dimensional simulation of inverse narrow-channel effect , 1982 .

[12] R. Koga,et al. Numerical Simulation of SEU Induced Latch-Up , 1986, IEEE Transactions on Nuclear Science.