Design of Rate-Compatible Protograph LDPC Codes for Spin-Torque Transfer Magnetic Random Access Memory (STT-MRAM)

Thanks to its superior features of non-volatility, fast read/write speed, high endurance, and low power consumption, spin-torque transfer magnetic random access memory (STT-MRAM) has become a promising candidate for the next generation non-volatile memories (NVMs) and storage class memories (SCMs). However, it has been found that the write errors and read errors caused by thermal fluctuation and process variation severely degrade the reliability of STT-MRAM. Moreover, process imperfection also causes a diversity of the raw bit error rate (BER) among different dies of STT-MRAM. In this paper, we propose the design of novel rate-compatible protograph low-density parity-check (RCP-LDPC) codes to correct memory cell errors and mitigate the raw BER diversity of STT-MRAM. In particular, to deal with the asymmetric property of the STT-MRAM channel, we first apply an independent and identically distributed (i.i.d.) channel adapter to symmetrize the STT-MRAM channel. We then present a modified protograph extrinsic information transfer (P-EXIT) algorithm for the symmetrized STT-MRAM channel. We further propose a combined guideline, including the modified P-EXIT algorithm, the asymptotic weight enumerator (AWE) analysis, as well as the actual error rate performance, for designing protograph LDPC codes with short information word lengths for STT-MRAM. By further applying a code extension approach, we design novel RCP-LDPC codes that can work with a single encoder/decoder. Simulation results show that our proposed RCP-LDPC codes outperform the well-known rate-compatible AR4JA protograph codes as well as the fixed-rate quasi-cyclic (QC) LDPC codes in terms of both the error rate performance and the convergence speed over the STT-MRAM channel.

[1]  Improving STT MRAM storage density through smaller-than-worst-case transistor sizing , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[2]  Guoan Bi,et al.  A Survey on Protograph LDPC Codes and Their Applications , 2015, IEEE Communications Surveys & Tutorials.

[3]  Seyed Ghassem Miremadi,et al.  AWARE: Adaptive Way Allocation for Reconfigurable ECCs to Protect Write Errors in STT-RAM Caches , 2019, IEEE Transactions on Emerging Topics in Computing.

[4]  Shahid Mumtaz,et al.  Physical-Layer Network Coding: An Efficient Technique for Wireless Communications , 2019, IEEE Network.

[5]  Dariush Divsalar,et al.  Capacity-approaching protograph codes , 2009, IEEE Journal on Selected Areas in Communications.

[6]  Pingping Chen,et al.  Design of Protograph Codes for Additive White Symmetric Alpha-Stable Noise Channels , 2020, IET Commun..

[7]  Kui Cai,et al.  Channel capacity and soft-decision decoding of LDPC codes for spin-torque transfer magnetic random access memory (STT-MRAM) , 2013, ICNC.

[8]  Jeff A. Bilmes,et al.  A gentle tutorial of the em algorithm and its application to parameter estimation for Gaussian mixture and hidden Markov models , 1998 .

[9]  Pingping Chen,et al.  Rate-Adaptive Protograph LDPC Codes for Multi-Level-Cell NAND Flash Memory , 2018, IEEE Communications Letters.

[10]  Aria Nosratinia,et al.  Rate-Compatible Short-Length Protograph LDPC Codes , 2013, IEEE Communications Letters.

[11]  Mehdi B. Tahoori,et al.  Fast and Reliable STT-MRAM Using Nonuniform and Adaptive Error Detecting and Correcting Scheme , 2019, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  Paul H. Siegel,et al.  Capacity-approaching bandwidth-efficient coded modulation schemes based on low-density parity-check codes , 2003, IEEE Trans. Inf. Theory.

[13]  Soung Chang Liew,et al.  Outage-Limit-Approaching Channel Coding for Future Wireless Communications: Root-Protograph Low-Density Parity-Check Codes , 2019, IEEE Vehicular Technology Magazine.

[14]  Yeong-Luh Ueng,et al.  An EXIT-Based Design Method for LDPC-Coded Schemes without Gaussian Assumptions , 2013, IEEE Communications Letters.

[15]  Kui Cai,et al.  Rate-Compatible Protograph LDPC Codes for Spin-Torque Transfer Magnetic Random Access Memory (STT-MRAM) , 2018, 2018 Asia-Pacific Magnetic Recording Conference (APMRC).

[16]  M. Tran,et al.  A Portable Dynamic Switching Model for Perpendicular Magnetic Tunnel Junctions Considering Both Thermal and Process Variations , 2015, IEEE Transactions on Magnetics.

[17]  William E. Ryan,et al.  Reed-Solomon Based Quasi-Cyclic LDPC Codes: Designs, Girth, Cycle Structure, and Reduction of Short Cycles , 2019, IEEE Transactions on Communications.

[18]  Lingjun Kong,et al.  A Detector-Aware LDPC Code Optimization for Ultra-High Density Magnetic Recording Channels , 2017, IEEE Transactions on Magnetics.

[19]  Kui Cai,et al.  Cascaded Channel Model, Analysis, and Hybrid Decoding for Spin-Torque Transfer Magnetic Random Access Memory , 2017, IEEE Transactions on Magnetics.

[20]  M. Hosomi,et al.  A novel nonvolatile memory with spin torque transfer magnetization switching: spin-ram , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[21]  Martin Johnston,et al.  Analysis of low-density parity-check codes on impulsive noise channels , 2017 .