A 32-bit microprocessor for Smalltalk

SOAR (Smalltalk on a RISC), a 32-bit microprocessor designed for the efficient execution of compiled Smalltalk, is described. The chip, implemented in 4-/spl mu/m single-level metal NMOS technologies, has a cycle time of 400 ns. Pipelining allows an instruction to start each cycle with the exception of loads and stores. The processor contains 35700 transistors, is 320/spl times/432 mil, dissipates 3 W, and is assembled in an 84-lead pin grid array package. A design methodology that included a large CAD effort and provided functioning chips on first silicon was used. The SOAR hardware environment is a SUN workstation that includes a custom SOAR board and extra memory.

[1]  David A. Patterson,et al.  Architecture of SOAR: Smalltalk on a RISC , 1984, ISCA 1984.

[2]  K. Horninger,et al.  A 32-bit execution unit in an advanced NMOS technology , 1982, IEEE Journal of Solid-State Circuits.

[3]  David A. Patterson,et al.  Reduced instruction set computers , 1985, CACM.

[4]  George Radin The 801 Minicomputer , 1983, IBM J. Res. Dev..

[5]  C.H. Sequin,et al.  A 32-bit NMOS microprocessor with a large register file , 1984, IEEE Journal of Solid-State Circuits.

[6]  John K. Ousterhout Crystal: a Timing Analyzer for nMOS VLSI Circuits , 1983 .