Fuzzy delay model based fault simulator for crosstalk delay fault test generation in asynchronous sequential circuits

In this paper, a fuzzy delay model based crosstalk delay fault simulator is proposed. As design trends move towards nanometer technologies, more number of new parameters affects the delay of the component. Fuzzy delay models are ideal for modelling the uncertainty found in the design and manufacturing steps. The fault simulator based on fuzzy delay detects unstable states, oscillations and non-confluence of settling states in asynchronous sequential circuits. The fuzzy delay model based fault simulator is used to validate the test patterns produced by Elitist Non-dominated sorting Genetic Algorithm (ENGA) based test generator, for detecting crosstalk delay faults in asynchronous sequential circuits. The multi-objective genetic algorithm, ENGA targets two objectives of maximizing fault coverage and minimizing number of transitions. Experimental results are tabulated for SIS benchmark circuits for three gate delay models, namely unit delay model, rise/fall delay model and fuzzy delay model. Experimental results indicate that test validation using fuzzy delay model is more accurate than unit delay model and rise/fall delay model.

[1]  Antonio Rubio,et al.  Noise generation and coupling mechanisms in deep-submicron ICs , 2002, IEEE Design & Test of Computers.

[2]  Jacob A. Abraham,et al.  FzCRITIC-a functional timing verifier using a novel fuzzy delay model , 1999, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013).

[3]  Feng Shi,et al.  Testing Delay Faults in Asynchronous Handshake Circuits , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[4]  Hiroshi Takahashi,et al.  A method for reducing the target fault list of crosstalk faults in synchronous sequential circuits , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Didier Dubois,et al.  Processing fuzzy temporal knowledge , 1989, IEEE Trans. Syst. Man Cybern..

[6]  Waleed K. Al-Assadi,et al.  Design for Test of Asynchronous NULL Convention Logic (NCL) Circuits , 2008, 2008 IEEE International Test Conference.

[7]  Susmita Sur-Kolay,et al.  Fsimac: a fault simulator for asynchronous sequential circuits , 2000, Proceedings of the Ninth Asian Test Symposium.

[8]  K Al-AssadiWaleed,et al.  Design for Test of Asynchronous NULL Convention Logic (NCL) Circuits , 2009 .

[9]  Michele Favalli A fuzzy model for path delay fault detection , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  J. Banks,et al.  Discrete-Event System Simulation , 1995 .

[11]  A. Kandel Fuzzy Mathematical Techniques With Applications , 1986 .

[12]  M. C. Bhuvaneswari,et al.  Simulation-based ATPG for low power testing of crosstalk delay faults in asynchronous circuits , 2013, Int. J. Comput. Appl. Technol..

[13]  R. K. Ursem Multi-objective Optimization using Evolutionary Algorithms , 2009 .

[14]  Alexander Saldanha,et al.  Partial scan delay fault testing of asynchronous circuits , 1997, International Conference on Computer Aided Design.