Dynamic partial reconfiguration management for high performance and reliability in FPGAs

................................................................................................................................ IV Related Publications ............................................................................................................ VI

[1]  Barry E. Mullins,et al.  Using Relocatable Bitstreams for Fault Tolerance , 2012, Second NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2007).

[2]  Florian Dittmann,et al.  Hard Real-Time Reconfiguration Port Scheduling , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[3]  Alessandro Barenghi,et al.  On the vulnerability of FPGA bitstream encryption against power analysis attacks: extracting keys from xilinx Virtex-II FPGAs , 2011, CCS '11.

[4]  Cristian Constantinescu,et al.  Trends and Challenges in VLSI Circuit Reliability , 2003, IEEE Micro.

[5]  David A. Kearney,et al.  Issues in Operating Systems for Reconfigurable Computing , 2002 .

[6]  Tim Good,et al.  AES on FPGA from the Fastest to the Smallest , 2005, CHES.

[7]  Lilian Bossuet,et al.  Architectures of flexible symmetric key crypto engines—a survey: From hardware coprocessor to multi-crypto-processor system on chip , 2013, CSUR.

[8]  Luigi Carro,et al.  On the optimal design of triple modular redundancy logic for SRAM-based FPGAs , 2005, Design, Automation and Test in Europe.

[9]  Tughrul Arslan,et al.  An FPGA task allocator with preliminary First-Fit 2D packing algorithms , 2011, 2011 NASA/ESA Conference on Adaptive Hardware and Systems (AHS).

[10]  A. Lesea,et al.  The rosetta experiment: atmospheric soft error rate testing in differing technology FPGAs , 2005, IEEE Transactions on Device and Materials Reliability.

[11]  Marios S. Pattichis,et al.  A High-Speed Dynamic Partial Reconfiguration Controller Using Direct Memory Access Through a Multiport Memory Controller and Overclocking with Active Feedback , 2011, Int. J. Reconfigurable Comput..

[12]  Tughrul Arslan,et al.  Efficient On-Chip Task Scheduler and Allocator for Reconfigurable Operating Systems , 2011, IEEE Embedded Systems Letters.

[13]  Fernanda Gusmão de Lima Kastensmidt,et al.  Evaluating large grain TMR and selective partial reconfiguration for soft error mitigation in SRAM-based FPGAs , 2009, 2009 15th IEEE International On-Line Testing Symposium.

[14]  Juanjo Noguera,et al.  Fast dynamic and partial reconfiguration data path with low hardware overhead on Xilinx FPGAs , 2010, 2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW).

[15]  Régis Leveugle,et al.  Glitch and Laser Fault Attacks onto a Secure AES Implementation on a SRAM-Based FPGA , 2011, Journal of Cryptology.

[16]  Joseph A. Catania.  Soft Errors in Electronic Memory – A White Paper , 2022 .

[17]  Aravind Dasu,et al.  PRR-PRR Dynamic Relocation , 2009, IEEE Computer Architecture Letters.

[18]  Walter Stechele,et al.  Combitgen: A new approach for creating partial bitstreams in Virtex-II Pro , 2006, ARCS Workshops.

[19]  Abderrezak Guessoum,et al.  A novel methodology for accelerating bitstream relocation in partially reconfigurable systems , 2013, Microprocess. Microsystems.

[20]  Christof Paar,et al.  Black-Box Side-Channel Attacks Highlight the Importance of Countermeasures - An Analysis of the Xilinx Virtex-4 and Virtex-5 Bitstream Encryption Mechanism , 2012, CT-RSA.

[21]  David Naccache,et al.  The Sorcerer's Apprentice Guide to Fault Attacks , 2006, Proceedings of the IEEE.

[22]  Jürgen Becker,et al.  Operating System for Runtime Reconfigurable Multiprocessor Systems , 2011, Int. J. Reconfigurable Comput..

[23]  Andrey Bogdanov,et al.  PRESENT: An Ultra-Lightweight Block Cipher , 2007, CHES.

[24]  François Duhem,et al.  FaRM: Fast Reconfiguration Manager for Reducing Reconfiguration Time Overhead on FPGA , 2011, ARC.

[25]  Joseph Y.-T. Leung,et al.  On the complexity of fixed-priority scheduling of periodic, real-time tasks , 1982, Perform. Evaluation.

[26]  Luca Selmi,et al.  On interface and oxide degradation in VLSI MOSFETs. I. Deuterium effect in CHE stress regime , 2002 .

[27]  P. Adell.  Assessing and Mitigating Radiation Effects in Xilinx FPGAs , 2008 .

[28]  Alessandro Forin,et al.  Minimizing partial reconfiguration overhead with fully streaming DMA engines and intelligent ICAP controller (abstract only) , 2010, FPGA '10.

[29]  Christof Paar,et al.  An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalists , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[30]  Jian Pei,et al.  Mining frequent patterns without candidate generation , 2000, SIGMOD '00.

[31]  Mikel Azkarate-askasua,et al.  A novel SEU, MBU and SHE handling strategy for Xilinx Virtex-4 FPGAs , 2009, 2009 International Conference on Field Programmable Logic and Applications.

[32]  Luca Selmi,et al.  On interface and oxide degradation in VLSI MOSFETs. II. Fowler-Nordheim stress regime , 2002 .

[33]  Jürgen Teich,et al.  Bitstream Decompression for High Speed FPGA Configuration from Slow Memories , 2007, 2007 International Conference on Field-Programmable Technology.

[34]  Chung Laung Liu,et al.  Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment , 1989, JACM.

[35]  Tughrul Arslan,et al.  Runtime Scheduling, Allocation, and Execution of Real-Time Hardware Tasks onto Xilinx FPGAs Subject to Fault Occurrence , 2013, Int. J. Reconfigurable Comput..

[36]  Huseyin Seker,et al.  Novel Dynamic Partial Reconfiguration Implementation of K-Means Clustering on FPGAs: Comparative Results with GPPs and GPUs , 2012, Int. J. Reconfigurable Comput..

[37]  Charles E. Stroud,et al.  Online Fault Tolerance for FPGA Logic Blocks , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[38]  Wayne Luk,et al.  Detecting power attacks on reconfigurable hardware , 2012, 22nd International Conference on Field Programmable Logic and Applications (FPL).

[39]  Jim Tørresen,et al.  High Speed Partial Run-Time Reconfiguration Using Enhanced ICAP Hard Macro , 2011, 2011 IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum.

[40]  Majid Sarrafzadeh,et al.  Fast Template Placement for Reconfigurable Computing Systems , 2000, IEEE Des. Test Comput..

[41]  Luigi Carro,et al.  Designing fault tolerant systems into SRAM-based FPGAs , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[42]  A. Lesea,et al.  Effectiveness of Internal Versus External SEU Scrubbing Mitigation Strategies in a Xilinx FPGA: Design, Test, and Analysis , 2008, IEEE Transactions on Nuclear Science.

[43]  Das Amrita,et al.  Mining Association Rules between Sets of Items in Large Databases , 2013 .

[44]  Tughrul Arslan,et al.  Snake: An Efficient Strategy for the Reuse of Circuitry and Partial Computation Results in High-Performance Reconfigurable Computing , 2011, 2011 International Conference on Reconfigurable Computing and FPGAs.

[45]  Kris Gaj,et al.  Comparison of FPGA-Targeted Hardware Implementations of eSTREAM Stream Cipher Candidates , 2008 .

[46]  R. Baumann.  The impact of technology scaling on soft error rate performance and limits to the efficacy of error correction , 2002, Digest. International Electron Devices Meeting,.

[47]  Christof Paar,et al.  Security on FPGAs: State-of-the-art implementations and attacks , 2004, TECS.

[48]  M. Wirthlin,et al.  Fault Tolerant ICAP Controller for High-Reliable Internal Scrubbing , 2008, 2008 IEEE Aerospace Conference.

[49]  Jürgen Teich,et al.  A new approach for on-line placement on reconfigurable devices , 2004, 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings..

[50]  Marco D. Santambrogio,et al.  Core Allocation and Relocation Management for a Self Dynamically Reconfigurable Architecture , 2008, 2008 IEEE Computer Society Annual Symposium on VLSI.

[51]  Joseph Zambreno,et al.  A Reconfigurable Platform for Frequent Pattern Mining , 2008, 2008 International Conference on Reconfigurable Computing and FPGAs.

[52]  FRANÇOIS-XAVIER STANDAERT,et al.  An Overview of Power Analysis Attacks Against Field Programmable Gate Arrays , 2006, Proceedings of the IEEE.

[53]  Bart Preneel,et al.  Power Analysis Attacks Against FPGA Implementations of the DES , 2004, FPL.

[54]  Edward J. McCluskey,et al.  Column-Based Precompiled Configuration Techniques for FPGA , 2001, The 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'01).

[55]  Georgi Gaydadjiev,et al.  A Communication Aware Online Task Scheduling Algorithm for FPGA-Based Partially Reconfigurable Systems , 2010, 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines.

[56]  Herbert H. Walder.  Operating System Design for Partiallly Reconfigurable Logic Devices , 2005 .

[57]  S. Simmons,et al.  BIST-diagnosis of interconnect fault locations in FPGA's , 2003, CCECE 2003 - Canadian Conference on Electrical and Computer Engineering. Toward a Caring and Humane Technology (Cat. No.03CH37436).

[58]  Ramakrishnan Srikant,et al.  Fast algorithms for mining association rules , 1998, VLDB 1998.

[59]  A. Johnston.  Scaling and Technology Issues for Soft Error Rates , 2000 .

[60]  Ming-Syan Chen,et al.  Hardware-Enhanced Association Rule Mining with Hashing and Pipelining , 2008, IEEE Transactions on Knowledge and Data Engineering.

[61]  Kizheppatt Vipin,et al.  A high speed open source controller for FPGA Partial Reconfiguration , 2012, 2012 International Conference on Field-Programmable Technology.

[62]  Ping Chen,et al.  Built-in self-test of logic blocks in FPGAs (Finally, a free lunch: BIST without overhead!) , 1996, Proceedings of 14th VLSI Test Symposium.

[63]  Axel Jantsch,et al.  Run-time Partial Reconfiguration speed investigation and architectural design space exploration , 2009, 2009 International Conference on Field Programmable Logic and Applications.

[64]  Peter Y. K. Cheung,et al.  Fault tolerant methods for reliability in FPGAs , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[65]  Georgi Gaydadjiev,et al.  Online Task Scheduling for the FPGA-Based Partially Reconfigurable Systems , 2009, ARC.

[66]  A. Bravaix,et al.  The Energy-Driven Hot-Carrier Degradation Modes of nMOSFETs , 2007, IEEE Transactions on Device and Materials Reliability.

[67]  Hortensia Mecha,et al.  A Low Fragmentation Heuristic for Task Placement in 2D RTR HW Management , 2004, FPL.

[68]  Michael Hübner,et al.  Considering reconfiguration overhead in scheduling of dependent tasks on 2D reconfigurable FPGA , 2014, 2014 NASA/ESA Conference on Adaptive Hardware and Systems (AHS).

[69]  Richard J. Lipton,et al.  On the Importance of Checking Cryptographic Protocols for Faults (Extended Abstract) , 1997, EUROCRYPT.

[70]  Mark Jones,et al.  Metawire: Using FPGA configuration circuitry to emulate a Network-on-Chip , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[71]  Eli Biham,et al.  Differential Fault Analysis of Secret Key Cryptosystems , 1997, CRYPTO.

[72]  Marco D. Santambrogio,et al.  TMR and Partial Dynamic Reconfiguration to mitigate SEU faults in FPGAs , 2007, 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007).

[73]  Zhiyuan Li,et al.  Configuration prefetching techniques for partial reconfigurable coprocessor with relocation and defragmentation , 2002, FPGA '02.

[74]  Charles E. Stroud,et al.  Built-in self-test of FPGA interconnect , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[75]  Mehdi Baradaran Tahoori,et al.  Soft error mitigation for SRAM-based FPGAs , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).

[76]  Marco Platzner,et al.  Fast online task placement on FPGAs: free space partitioning and 2D-hashing , 2003, Proceedings International Parallel and Distributed Processing Symposium.

[77]  Viktor K. Prasanna,et al.  Efficient hardware data mining with the Apriori algorithm on FPGAs , 2005, 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'05).

[78]  Viktor K. Prasanna,et al.  An Architecture for Efficient Hardware Data Mining using Reconfigurable Computing Systems , 2006, 2006 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[79]  Wayne Luk,et al.  Constant power reconfigurable computing , 2011, 2011 International Conference on Field-Programmable Technology.

[80]  Joseph Zambreno,et al.  Mining Association Rules with systolic trees , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[81]  Russell Tessier,et al.  Tolerating operational faults in cluster-based FPGAs , 2000, FPGA '00.