A New Family of High.Performance Parallel Decimal Multipliers

This paper introduces two novel architectures for parallel decimal multipliers. Our multipliers are based on a new algorithm for decimal carry-save multioperand addition that uses a novel BCD-4221 recoding for decimal digits. It significantly improves the area and latency of the partial product reduction tree with respect to previous proposals. We also present three schemes for fast and efficient generation of partial products in parallel. The recoding of the BCD-8421 multiplier operand into minimally redundant signed-digit radix-10, radix-4 and radix-5 representations using new recoders reduces the complexity of partial product generation. In addition, SD radix-4 and radix-5 recodings allow the reuse of a conventional parallel binary radix-4 multiplier to perform combined binary/decimal multiplications. Evaluation results show that the proposed architectures have interesting area-delay figures compared to conventional Booth radix-4 and radix-8 parallel binary multipliers and other representative alternatives for decimal multiplication.

[1]  James Demmel,et al.  IEEE Standard for Floating-Point Arithmetic , 2008 .

[2]  Michael J. Schulte,et al.  A high-frequency decimal multiplier , 2004, IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings..

[3]  Michael J. Schulte,et al.  High-speed multioperand decimal adders , 2005, IEEE Transactions on Computers.

[4]  Makoto Suzuki,et al.  A 4.4 ns CMOS 54/spl times/54-b multiplier using pass-transistor multiplexer , 1995 .

[5]  David Y. Y. Yun,et al.  RBCD: redundant binary coded decimal adder , 1989 .

[6]  Robert M. Averill,et al.  A radix-8 CMOS S/390 multiplier , 1997, Proceedings 13th IEEE Sympsoium on Computer Arithmetic.

[7]  A. Nannarelli,et al.  A Radix-10 Combinational Multiplier , 2006, 2006 Fortieth Asilomar Conference on Signals, Systems and Computers.

[8]  Michael F. Cowlishaw,et al.  Decimal floating-point: algorism for computers , 2003, Proceedings 2003 16th IEEE Symposium on Computer Arithmetic.

[9]  Michael J. Schulte,et al.  Decimal multiplication via carry-save addition , 2003, Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors. ASAP 2003.

[10]  Antonin Svoboda.  Decimal Adder with Signed Digit Arithmetic , 1969, IEEE Transactions on Computers.

[11]  Michael J. Schulte,et al.  Decimal multiplication with efficient partial product generation , 2005, 17th IEEE Symposium on Computer Arithmetic (ARITH'05).

[12]  18th IEEE Symposium on Computer Arithmetic (ARITH-18 2007), 25-27 June 2007, Montpellier, France , 2007, IEEE Symposium on Computer Arithmetic.

[13]  Timothy J. Slegel,et al.  The design of the fixed point unit for the z990 microprocessor , 2004, GLSVLSI '04.

[14]  A. Weinberger,et al.  High Speed Decimal Addition , 1971, IEEE Transactions on Computers.