Prediction of CPU idle-busy activity pattern

Real-world workloads rarely saturate multi-core processor. CPU C-states can be used to reduce power consumption during processor idle time. The key unsolved problem is: when and how to use which C-state. We propose a machine learning prediction method and usage model. We evaluate this model with idle traces collected on dual-core and quad-core processor, and find this method can well predict CPUpsilas activity pattern at the error level not exceeding 4%. Compared with existing OS C-state policy, it results in 12% additional CPU power saving and 2% performance improvement. In industry, 12% power saving for any processor is very significant improvement. SPECWeb (which we used consists of 3 different benchmarks - We consistently see doubledigit power saving) is representative ldquofront-endrdquo server workload - it takes >60% DP server market segment share.

[1]  Jeff A. Bilmes,et al.  DBN based multi-stream models for speech , 2003, 2003 IEEE International Conference on Acoustics, Speech, and Signal Processing, 2003. Proceedings. (ICASSP '03)..

[2]  Ankush Mittal,et al.  Bayesian Network Technologies: Applications and Graphical Models , 2007 .

[3]  D. Heckerman,et al.  Autoregressive Tree Models for Time-Series Analysis , 2002, SDM.

[4]  Gary R. Bradski,et al.  A dynamic Bayesian network approach to multi-cue based visual tracking , 2004, Proceedings of the 17th International Conference on Pattern Recognition, 2004. ICPR 2004..

[5]  Jonathan D. Cryer,et al.  Time Series Analysis , 1986 .

[6]  Stuart J. Russell,et al.  Dynamic bayesian networks: representation, inference and learning , 2002 .

[7]  Michael C. Horsch,et al.  Dynamic Bayesian networks , 1990 .