Reduced Memory and Low Power Architectures for CORDIC-based FFT Processors

This paper presents a pipelined, reduced memory and low power CORDIC-based architecture for fast Fourier transform implementation. The proposed algorithm utilizes a new addressing scheme and the associated angle generator logic in order to remove any ROM usage for storing twiddle factors. As a case study, the radix-2 and radix-4 FFT algorithms have been implemented on FPGA hardware. The synthesis results match the theoretical analysis and it can be observed that more than 20% reduction can be achieved in total memory logic. In addition, the dynamic power consumption can be reduced by as much as 15% by reducing memory accesses.

[1]  Chin-Long Wey,et al.  Efficient memory-based FFT processors for OFDM applications , 2007, 2007 IEEE International Conference on Electro/Information Technology.

[2]  Richard M. Jiang,et al.  An Area-Efficient FFT Architecture for OFDM Digital Video Broadcasting , 2007, IEEE Transactions on Consumer Electronics.

[3]  Jacob A. Abraham,et al.  A high throughput FFT processor with no multipliers , 2009, 2009 IEEE International Conference on Computer Design.

[4]  An-Yeu Wu,et al.  Mixed-scaling-rotation CORDIC (MSR-CORDIC) algorithm and architecture for high-performance vector rotational DSP applications , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Jack E. Volder.  The CORDIC Trigonometric Computing Technique , 1959, IRE Trans. Electron. Comput..

[6]  Alvin M. Despain,et al.  Fourier Transform Computers Using CORDIC Iterations , 1974, IEEE Transactions on Computers.

[7]  Erdal Oruklu,et al.  Fast memory addressing scheme for radix-4 FFT implementation , 2009, 2009 IEEE International Conference on Electro/Information Technology.

[8]  Luca Fanucci,et al.  Single-chip mixed-radix FFT processor for real-time on-board SAR processing , 1999, ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357).

[9]  M.B. Srinivas,et al.  On the suitability of Bruun’s FFT algorithm for software defined radio , 2007, 2007 IEEE Sarnoff Symposium.

[10]  Erdal Oruklu,et al.  Reduced memory architecture for CORDIC-based FFT , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[11]  Jesús Grajal,et al.  Efficient Memoryless Cordic for FFT Computation , 2007, 2007 IEEE International Conference on Acoustics, Speech and Signal Processing - ICASSP '07.

[12]  Yutai Ma,et al.  An effective memory addressing scheme for FFT processors , 1999, IEEE Trans. Signal Process..