A novel scheme of implementing high speed AWGN communication channel emulators in FPGAs

Hardware emulation of communication channels can speed up the process of estimating the performance of a communication system by a few orders of magnitude compared with traditional software-based estimations. This paper proposes a novel method for efficient implementation of additive white Gaussian noise (AWGN) generators in FPGAs for channel emulators. Compared to existing methods, the proposed method is faster and simpler to adopt. In this paper, the architecture and the performance analysis of our AWGN generators are elaborated.

[1]  John G. Proakis,et al.  Digital Communications , 1983 .

[2]  Prinya Atiniramit.  Design and Implementation of an FPGA-based Adaptive filter Single-User Receiver , 1999 .

[3]  Jean-Luc Danger,et al.  Design and performance analysis of a high speed AWGN communication channel emulator , 2001, 2001 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (IEEE Cat. No.01CH37233).

[4]  S. Wolfram.  Random sequence generation by cellular automata , 1986 .

[5]  Donald Ervin Knuth,et al.  The Art of Computer Programming , 1968 .

[6]  Jaekyun Moon,et al.  A reconfigurable FPGA-based readback signal generator for hard-drive read channel simulator , 2002, Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324).

[7]  Michel Courtoy.  Rapid system prototyping for real-time design validation , 1998, Proceedings. Ninth International Workshop on Rapid System Prototyping (Cat. No.98TB100237).