Stochastic Control of Multilayer Overlay in Lithography Processes

The multilayer overlay lithography process is one of the most important steps in semiconductor manufacturing. It is a multistage manufacturing process in which errors are introduced in each step, and existing errors accumulated in upstream operations cause occurrence of additional errors in downstream operations. Thus, variations in the previously deposited reference layers will also affect the overlay errors in the subsequently deposited layers. Therefore, a systematic method is needed to model the flow of overlay errors from layer to layer and to mitigate this effect using controllable process parameters. In this paper, a stochastic model for the introduction, accumulation and propagation of multilayer overlay errors of the lithography process is proposed. Based on that model, a sequential optimization method is utilized to find the optimal adjustments of controllable process parameters for minimizing the total multilayer overlay errors. A number of simulation case studies are presented to demonstrate the newly introduced model-based approach to controlling the multilayer overlay errors in lithography processes.

[1]  D.S. Perloff A four-point electrical measurement technique for characterizing mask superposition errors on semiconductor wafers , 1978, IEEE Journal of Solid-State Circuits.

[2]  Don MacMillen,et al.  Analysis Of Image Field Placement Deviations Of A 5x Microlithographic Reduction Lens , 1982, Advanced Lithography.

[3]  Frank L. Lewis,et al.  Optimal Control , 1986 .

[4]  M. A. van den Brink,et al.  Matching Performance For Multiple Wafer Steppers Using An Advanced Metrology Procedure , 1988, Advanced Lithography.

[5]  Joseph P. Kirk,et al.  Analysis Of Overlay Distortion Patterns , 1988, Advanced Lithography.

[6]  Greg Charache,et al.  Wafer process‐induced distortion study for x‐ray technology , 1991 .

[7]  James S. Lekas,et al.  Overlay sample plan optimization for the detection of higher order contributions to misalignment , 1994 .

[8]  Warren W. Flack,et al.  Process Control of Stepper Overlay Using Multivariate Techniques , 1995 .

[9]  Warren W. Flack,et al.  Monitoring and diagnostic techniques for control of overlay in steppers , 1995, Advanced Lithography.

[10]  Jong-Tae Lim,et al.  Synthesis of fault-tolerant supervisor for automated manufacturing systems: a case study on photolithographic process , 1998, IEEE Trans. Robotics Autom..

[11]  Zone-Ching Lin,et al.  Multiple linear regression analysis of the overlay accuracy model , 1999, ICMTS 1999.

[12]  N. Patel,et al.  Adaptive optimization of run-to-run controllers: the EWMA example , 2000 .

[13]  Chen-Fu Chien,et al.  MODELING OVERLAY ERRORS AND SAMPLING STRATEGIES TO IMPROVE YIELD , 2001 .

[14]  Christopher A. Bode,et al.  Run-to-run control and performance monitoring of overlay in semiconductor manufacturing , 2002 .

[15]  Alan Carlson,et al.  Effect of overlay APC control on cascading levels: pertrubations of the reference level , 2003, SPIE Advanced Lithography.

[16]  Fugee Tsung,et al.  A study of variable EWMA controller , 2003 .

[17]  Kwang-Hyun Cho,et al.  Run-to-run overlay control of steppers in semiconductor manufacturing systems based on history data analysis and neural network modeling , 2005, IEEE Transactions on Semiconductor Manufacturing.

[18]  W. J. Campbell,et al.  Just-in-time adaptive disturbance estimation for run-to-run control of semiconductor processes , 2006, IEEE Transactions on Semiconductor Manufacturing.

[19]  Dongsub Choi,et al.  Overlay improvement by nonlinear error correction and nonlinear error control by APC , 2006, SPIE Advanced Lithography.

[20]  S. Joe Qin,et al.  Semiconductor manufacturing process control and monitoring: A fab-wide framework , 2006 .

[21]  Jianjun Shi,et al.  Stream of Variation Modeling and Analysis for Multistage Manufacturing Processes , 2006 .

[22]  Jin Wang,et al.  A Bayesian Approach for Disturbance Detection and Classification and Its Application to State Estimation in Run-to-Run Control , 2007, IEEE Transactions on Semiconductor Manufacturing.

[23]  Jin Wang,et al.  Run-to-run control and state estimation in high-mix semiconductor manufacturing , 2007, Annu. Rev. Control..

[24]  Jun Ni,et al.  Online stochastic control of dimensional quality in multistation manufacturing systems , 2007 .

[25]  Ryuhei Miyashiro,et al.  Optimization of alignment in semiconductor lithography equipment , 2009 .

[26]  S. Joe Qin,et al.  Variance component analysis based fault diagnosis of multi-layer overlay lithography processes , 2009 .