Evolution of CAD tools towards third generation custom VLSI design

[1]  Wolfram Glauert,et al.  A Timing Verification System Based on Extracted MOS/VLSI Circuit Parameters , 1981, 18th Design Automation Conference.

[2]  John D. Crawford.  An Electronic Design Interchange Format , 1984, 21st Design Automation Conference Proceedings.

[3]  Rui Wang,et al.  Gate Matrix Layout , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  A. V. Goldberg,et al.  Approaches toward silicon compilation , 1985, IEEE Circuits and Devices Magazine.

[5]  Douglas K. Shirachi.  Codec Testing Using Synchronized Analog And Digital Signals , 1984, IEEE Design & Test of Computers.

[6]  Hugo De Man,et al.  DIALOG: An Expert Debugging System for MOSVLSI Design , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Suhas S. Patil,et al.  A Programmable Logic Approach for VLSI , 1979, IEEE Transactions on Computers.

[8]  T. Blackman,et al.  The Silc™ Silicon Compiler: Language and Features , 1985, 22nd ACM/IEEE Design Automation Conference.

[9]  S. Horiguchi,et al.  An Integrated Modular and Standard Cell VLSI Design Approach , 1985, IEEE Journal of Solid-State Circuits.

[10]  C. D. Gelatt,et al.  Optimization by Simulated Annealing , 1983, Science.

[11]  P. W. Kollaritsch,et al.  TOPOLOGIZER: An Expert System Translator of Transistor Connectivity to Symbolic Cell Layout , 1984, ESSCIRC '84: Tenth European Solid-State Circuits Conference.

[12]  S. H. Kelem.  A method for the automatic translation of algorithms from a high-level language into self-timed integrated circuits , 1985, IEEE Circuits and Devices Magazine.

[13]  Neil Weste.  Virtual grid symbolic layout , 1981, DAC '81.

[14]  Thomas W. Williams,et al.  Design for Testability - A Survey , 1982, IEEE Trans. Computers.

[15]  Jay R. Southard,et al.  MacPitts: An Approach to Silicon Compilation , 1983, Computer.

[16]  Jin Kim,et al.  TALIB: An IC Layout Design Assistant , 1983, AAAI.

[17]  John K. Ousterhout.  Switch-Level Delay Models for Digital MOS VLSI , 1984, 21st Design Automation Conference Proceedings.

[18]  R. Nouta,et al.  Cell Layout Library Parameterization , 1985, ESSCIRC '85: 11th European Solid-State Circuits Conference.

[19]  Christian Piguet.  Design methodology for full custom CMOS microcomputers , 1983, Integr..

[20]  Donald E. Thomas,et al.  The VLSI Design Automation Assistant: What's in a Knowledge Base , 1985, DAC 1985.

[21]  Sung Mo Kang,et al.  Gate Matrix Layout of Random Control Logic in a 32-bit CMOS CPU Chip Adaptable to Evolving Logic Design , 1983, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[22]  Donald E. Thomas,et al.  Synthesis by Delayed Binding of Decisions , 1985, DAC 1985.

[23]  T. Saigo,et al.  A triple-level wired 24K-gate CMOS gate array , 1985, IEEE Journal of Solid-State Circuits.

[24]  Magdy Abadir,et al.  A Knowledge-Based System for Designing Testable VLSI Chips , 1985, IEEE Design & Test of Computers.

[25]  Frederick Hayes-Roth,et al.  Building expert systems , 1983, Advanced book program.

[26]  B. W. Tucker.  Electronic CAD/CAM - Is It Revolution or Evolution , 1985, DAC 1985.

[27]  Stephen W. Daniel,et al.  A Vertically Integrated VLSI Design Environment , 1983, 20th Design Automation Conference Proceedings.

[28]  Ulrich Lauther,et al.  A Min-Cut Placement Algorithm for General Cell Assemblies Based on a Graph Representation , 1979, 16th Design Automation Conference.

[29]  A. J. Kessler,et al.  Standard cell VLSI design: A tutorial , 1985, IEEE Circuits and Devices Magazine.

[30]  David Robson,et al.  Smalltalk-80: The Language and Its Implementation , 1983 .

[31]  Walter S. Scott,et al.  The Magic VLSI Layout System , 1985 .