Environment for the analysis of functional self-test quality in digital systems

Dependability of computer architectures has become one of the most important engineering concerns. One of the possibilities to increase the dependability is to develop architectures with dedicated self-test capabilities which allow achieving high quality of testing in terms of fault coverage. We propose a new methodology for Built-in Self-Test (BIST), which combines the inherent functionality of the architecture with a small amount of pre-generated test data stored in the memory, and uses for monitoring of the test process a restricted number of test points, configured as a set of signature analysers. Contrary to the traditional scan-path based logic BIST, the proposed solution does not need additional hardware for test pattern generation, and will not have any impact on the working performance of the system. On the other hand, testing at normal working conditions allows exercising the system on-line and at-speed, facilitating the detection of dynamic faults like delays and crosstalks to achieve high test quality. The new self-test method is free from the negative aspect of over-testing, compared to the traditional logic BIST approaches. A method is presented to generate optimized test data for selected test routines, and to choose minimum set of test- points for response analysis. A tool framework is proposed to emulate self-testing architectures, and to carry out fault simulation for evaluating the test quality in terms of fault coverage.

[1]  Paolo Bernardi,et al.  Software-based self-test of embedded microprocessors , 2011 .

[2]  Nur A. Touba,et al.  Test point insertion based on path tracing , 1996, Proceedings of 14th VLSI Test Symposium.

[3]  Hans-Joachim Wunderlich,et al.  Mixed-Mode BIST Using Embedded Processors , 1998, J. Electron. Test..

[4]  Kwang-Ting Cheng,et al.  New challenges in delay testing of nanometer, multigigahertz designs , 2004, IEEE Design & Test of Computers.

[5]  Nur A. Touba,et al.  Transformed pseudo-random patterns for BIST , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[6]  R. McLeod,et al.  Cellular automata circuits for built-in self test , 1990 .

[7]  Srivaths Ravi,et al.  Systematic Software-Based Self-Test for Pipelined Processors , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Heinrich Theodor Vierhaus,et al.  Design and Test Technology for Dependable Systems-on-Chip , 2010 .

[9]  Sujit Dey,et al.  A scalable software-based self-test methodology for programmable processors , 2003, DAC '03.

[10]  Sandeep K. Gupta,et al.  ATPG for heat dissipation minimization during scan testing , 1997, DAC.

[11]  Raimund Ubar,et al.  Parallel X-fault simulation with critical path tracing technique , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[12]  Sujit Dey,et al.  DEFUSE: a deterministic functional self-test methodology for processors , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[13]  F. Brglez,et al.  A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .

[14]  Giovanni Squillero,et al.  RT-Level ITC'99 Benchmarks and First ATPG Results , 2000, IEEE Des. Test Comput..

[15]  David Thomas,et al.  The Art in Computer Programming , 2001 .

[16]  Eric Lindbloom,et al.  Random-Pattern Coverage Enhancement and Diagnosis for LSSD Logic Self-Test , 1983, IBM J. Res. Dev..

[17]  Janusz Rajski,et al.  Logic BIST for large industrial designs: real issues and case studies , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[18]  Dimitris Gizopoulos,et al.  Accumulator-based test generation for robust sequential fault testing in DSP cores in near-optimal time , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[19]  Janusz Rajski,et al.  Accumulator-Based Compaction of Test Responses , 1993, IEEE Trans. Computers.

[20]  Nur A. Touba,et al.  Reducing Test Point Area for BIST through Greater Use of Functional Flip-Flops to Drive Control Points , 2009, 2009 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[21]  Bernard Courtois,et al.  Generation of Vector Patterns Through Reseeding of Multipe-Polynominal Linear Feedback Shift Registers , 1992 .

[22]  Hans-Joachim Wunderlich,et al.  Accumulator based deterministic BIST , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[23]  Dimitris Gizopoulos.  Advances in electronic testing : challenges and methodologies , 2006 .

[24]  B. Koneman,et al.  LFSR-Coded Test Patterns for Scan Designs , 1993 .

[25]  Xiaoqing Wen,et al.  VLSI Test Principles and Architectures , 2006 .

[26]  Gundolf Kiefer,et al.  Bit-flipping BIST , 1996, Proceedings of International Conference on Computer Aided Design.

[27]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[28]  L. Bushard,et al.  DFT of the Cell Processor and its Impact on EDA Test Softwar , 2006, 2006 15th Asian Test Symposium.

[29]  Nur A. Touba,et al.  Bit-fixing in pseudorandom sequences for scan BIST , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[30]  Janusz Rajski,et al.  Constructive multi-phase test point insertion for scan-based BIST , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[31]  Jacob A. Abraham,et al.  Native mode functional self-test generation for Systems-on-Chip , 2002, Proceedings International Symposium on Quality Electronic Design.

[32]  M. Psarakis,et al.  A Functional Self-Test Approach for Peripheral Cores in Processor-Based SoCs , 2007, 13th IEEE International On-Line Testing Symposium (IOLTS 2007).

[33]  Nur A. Touba,et al.  BETSY: synthesizing circuits for a specified BIST environment , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[34]  Heinrich Theodor Vierhaus,et al.  SoC Self Test Based on a Test-Processor , 2011 .